Design Technique for Ramped Gate Soft-Programming in Over-Erased NOR Type Flash EEPROM Cells

スポンサーリンク

概要

著者

関連論文

Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile
Near Surface Oxide Trap Density Profiling in NO and Remote Plasma Nitrided Oxides in Nano-Scale MOSFETs, Using Multi-Temperature Charge Pumping Technique : N_ vs. Oxide Processing
ORS-08 ROBUST H_∞ LOOP-SHAPING DESIGN FOR AN OPTICAL DISK DRIVE SYSTEM
Design Technique for Ramped Gate Soft-Programming in Over-Erased NOR Type Flash EEPROM Cells
High Speed, Low Power Programming in 0.17μm Channel Length NOR-type Floating Gate Flash Memory Cell Free of Drain Turn-On Effects
Pt and RuO_2 Bottom Electrode Effects on Pb(Zr,Ti)O_3 Memory Capacitors
Time-Varying Body Instability and Low-Frequency Noise Characteristics of Mini-Field-Dual-Body Silicon-on-Insulator Structure for Analog-Digital Mixed-Mode Circuits
Anomalous Noise Degradation Caused by Device Size Effects in SOI MOSFETs
AC Floating Body Effects and 1/f Noise Characteristics of Dual Body SOI Structure for Analog-Digital Mixed Mode Circuit
A New Charge Pumping Device
A New Charge Pumping Device
DISTURBANCE MEASUREMENT OF OPTICAL DISC AND SERVO LOOP DESIGN RELATED TO ITS RESULT
Design Technique for Ramped Gate Soft-Programming in Over-Erased NOR Type Flash EEPROM Cells
High Speed, Low Power Programming in 0.17μm Channel Length NOR-type Floating Gate Flash Memory Cell Free of Drain Turn-On Effects

もっと見る

スポンサーリンク