HACHIYA Koutaro | NEC Electronics Corp.

スポンサーリンク

概要

関連著者

もっと見る

著作論文

A Method to Derive SSO Design Rule Considering Jitter Constraint(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design(Prediction and Analysis, VLSI Design and CAD Algorithms)
Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation(Interconnect,VLSI Design and CAD Algorithms)
Fast Methods to Estimate Clock Jitter due to Power Supply Noise(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)

スポンサーリンク