Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
スポンサーリンク
概要
- 論文の詳細を見る
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2003-04-30
著者
-
Lee Jam-wem
National Nano Device Laboratories
-
LI Yiming
National Nano Device Labs.
-
SZE Simon-M.
National Nano Device Laboratories
関連論文
- Hot Carrier Degradations of Dynamic Threshold Silicon on Insulator p-Type Metal-Oxide-Semiconductor Field Effect Transistors
- An Investigation of Magnetic Field Effects on Energy States for Nanoscale InAs/GaAs Quantum Rings and Dots(the IEEE International Conference on SISPAD '02)
- Geometric Variations and Magnetic Field Effects on Electron Energy States of InAs/GaAs Quantum Rings
- Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
- Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors
- Elimination of Dielectric Degradation for Chemical-Mechanical Planarization of LOW-k Hydrogen Silisesquioxane
- Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
- Investigation of Minority Carrier Distribution in Semiconductor-Controlled Rectifier Devices and the Impact on Electrostatic Discharge Applications
- Local Oxidation Fin-Field-Effect-Transistor Structure for Nanodevice Applications
- Effect of Shape and Size on Electron Transition Energies of InAs Semiconductor Quantum Dots
- Elimination of Dielectric Degradation for Chemical-Mechanical Planarization of Low-$k$ Hydrogen Silisesquioxane