Local Oxidation Fin-Field-Effect-Transistor Structure for Nanodevice Applications

スポンサーリンク

概要

• 論文の詳細を見る

• Local oxidation (LOCOS) fin field-effect transistors (finFETs), a type of delta-FETs, are studied here for comparison with silicon-on-insulator (SOI) finFETs and bulk silicon finFETs. In our simulation, the LOCOS finFET shows a lower leakage current than the bulk finFET and a driving capability superior to that of the SOI finFET. The results can be attributed to the partial connection between the channel region and the substrate in LOCOS finFETs. The partially isolated oxide layer of LOCOS provides electrical isolation to suppress leakage, and the interspace between isolated oxide layers provides good thermal conduction to sustain a high driving current. For device fabrication, different parameters, fin height ($H$), gate length ($L$), and oxide interspace ($S$), are also investigated. The results show that the LOCOS finFET structure is an exceptional alternative for nanodevice applications.

• 2010-04-25

著者

• Lee Jam-wem

  National Nano Device Laboratories

• Tai Ya-Li

  Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300, Taiwan

• Lien Chen-Hsin

  Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300, Taiwan

• Chen-Hsin Lien

  Department of Electrical Engineering, National Tsing Hua University, Hsinchu 300, Taiwan

• Jam-Wem Lee

  National Nano Device Laboratories, Hsinchu 300, Taiwan

関連論文

• Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
• Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors
• Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
• Investigation of Minority Carrier Distribution in Semiconductor-Controlled Rectifier Devices and the Impact on Electrostatic Discharge Applications
• Local Oxidation Fin-Field-Effect-Transistor Structure for Nanodevice Applications
• Effect of Mixed-Mode Electrical Stress on High-Frequency and RF Power Characteristics of SiGe Hetero-Junction Bipolar Transistors

スポンサーリンク