Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
スポンサーリンク
概要
- 論文の詳細を見る
In this study, an optimal anti-punch-through implant for electrostatic discharge (ESD) protection devices is investigated. By solving a two-dimensional (2D) hydrodynamic (HD) device model as well as a lattice temperature equation numerically, the current density, carrier temperature, and parasitic capacitance of four different device structures are analyzed and compared for suppressing short-channel effects, reducing device heating, and improving ESD robustness simultaneously. The structure difference among these four devices is the location of anti-punch-through implantation; that is: (a) the Type 1 device is the control device without anti-punch-through implantation; (b) the Type 2 device is the device with anti-punch-through implantation under the source/drain extension; (c) the Type 3 device, with anti-punch-through implantation under the deep source/drain junction; and (d) the Type 4 device, with anti-punch-through implantation surrounding all junctions. By comparing these four device structures, we find that the Type 4 device not only has a lower electron temperature (and hence good thermal immunity) but also has a larger current density under an applied high bias. Therefore, this device maintains a higher driving capacity without producing a higher amount of heat and is suitable for the ESD protection device application.
- 2003-04-15
著者
-
Lee Jam-wem
National Nano Device Laboratories
-
Li Yiming
National Chiao Tung Univ. Hsinchu Twn
-
SZE Simon-M.
National Nano Device Laboratories
-
Li Yiming
National Nano Device Laboratories, Hsinchu 300, Taiwan
-
Sze Simon-M.
National Nano Device Laboratories, Hsinchu 300, Taiwan
関連論文
- An Investigation of Magnetic Field Effects on Energy States for Nanoscale InAs/GaAs Quantum Rings and Dots(the IEEE International Conference on SISPAD '02)
- Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
- Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors
- Elimination of Dielectric Degradation for Chemical-Mechanical Planarization of LOW-k Hydrogen Silisesquioxane
- Optimization of the Anti-Punch-Through Implant for Electrostatic Discharge Protection Circuit Design
- Investigation of Minority Carrier Distribution in Semiconductor-Controlled Rectifier Devices and the Impact on Electrostatic Discharge Applications
- Local Oxidation Fin-Field-Effect-Transistor Structure for Nanodevice Applications
- Effect of Shape and Size on Electron Transition Energies of InAs Semiconductor Quantum Dots
- Hot Carrier Degradations of Dynamic Threshold Silicon on Insulator p-Type Metal–Oxide–Semiconductor Field Effect Transistors
- Geometric Variations and Magnetic Field Effects on Electron Energy States of InAs/GaAs Quantum Rings
- A Genetic Algorithm Approach to InGaP/GaAs HBT Parameter Extraction and RF Characterization
- Elimination of Dielectric Degradation for Chemical-Mechanical Planarization of Low-$k$ Hydrogen Silisesquioxane