Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
スポンサーリンク
概要
- 論文の詳細を見る
Wireless power delivery between stacked chips makes system in a package (SiP) more compact and reconfigurable. However, to reduce the ripple of recovered voltage, a large on-chip filter capacitor is required, which is chip-area-inefficient. A multiphase power transmission approach is proposed to solve this problem. We implemented an inductive-coupling power delivery system with four power transmission channels. The clock of each channel has a $\pi/2$ phase delay against the previous channel, and the outputs of all the channels are connected in parallel to a filter capacitor and a load. The measurement results show that the multiphase approach successfully reduced the ripple of the voltage from 200 mV at one channel to 15 mV at four channels. The test chip is fabricated using 0.18 μm standard complementary metal oxide semiconductor (CMOS) process.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2008-04-25
著者
-
Yuan Yuxiang
Department Of Electrical And Electronic Engineering Keio University
-
Yoshida Yoichi
Department of Electrical and Electronic Engineering Keio University
-
Kuroda Tadahiro
Department of Electrical and Electronic Engineering Keio University
-
Yamagishi Nobuhiko
Department Of Electronics And Electrical Engineering Keio University
関連論文
- Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOS (電子部品・材料)
- Chip-to-chip power delivery by inductive coupling with ripple canceling scheme (Special issue: Solid state devices and materials)
- Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
- Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOS (集積回路)
- Middle Cerebral Artery Thrombolysis Through the Contralateral Internal Carotid Artery : Case Report
- Measurement of Inductive Coupling in Wireless Superconnect
- Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique
- A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology (Interface and Interconnect Techniques, VLSI Design Technology in the Sub-100nm Era)
- Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link
- Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link
- A 33% Improvement in Efficiency of Wireless Inter-Chip Power Delivery by Thin Film Magnetic Material for Three-Dimensional System Integration
- 6W/25mm2 Wireless Power Transmission for Non-contact Wafer-Level Testing
- Measurement of Inductive Coupling in Wireless Superconnect
- Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
- A 3Gbps Non-Contact Inter-Module Link with Twofold Transmission Line Couplers and Low Frequency Compensation Equalizer (Special Issue : Solid State Devices and Materials)
- Hybrid Speaker Recognition Using Universal Acoustic Model