Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link
スポンサーリンク
概要
- 論文の詳細を見る
The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of inter-chip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18 μm complementary metal–oxide–semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50% because of the capacitor-shunted transmitter circuit.
- 2008-04-25
著者
-
Kuroda Tadahiro
Department of Electrical and Electronic Engineering Keio University
-
Miura Noriyuki
Department Of Electronics And Electrical Engineering Keio University
-
Kumar Amit
Department Of Electronics And Electrical Engineering Keio University
-
Kuroda Tadahiro
Department of Electronics and Electrical Engineering, Keio University, 3-14-1 Hiyoshi, Kohoku-ku, Yokohama 223-8522, Japan
-
Miura Noriyuki
Department of Electronics and Electrical Engineering, Keio University, 3-14-1 Hiyoshi, Kohoku-ku, Yokohama 223-8522, Japan
関連論文
- Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOS (電子部品・材料)
- Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
- Non-contact 10% efficient 36mW power delivery using on-chip inductor in 0.18-μm CMOS (集積回路)
- Measurement of Inductive Coupling in Wireless Superconnect
- Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Constant Magnetic Field Scaling in Inductive-Coupling Data Link
- 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique
- A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology (Interface and Interconnect Techniques, VLSI Design Technology in the Sub-100nm Era)
- Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link
- Optical Absorption Spectra of Ar-Xe Solid Solutions : The Cluster Band Due to Xe Impurities
- Optical Absorption Spectra of Ar-Xe Solid Solution
- TED-AJ03-327 A COMPUTATIONAL STUDY ON FLAME RADIATION-SURFACE INTERACTION IN FLAME SPREAD OVER THIN SOLID-FUEL
- Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link
- A 33% Improvement in Efficiency of Wireless Inter-Chip Power Delivery by Thin Film Magnetic Material for Three-Dimensional System Integration
- 6W/25mm2 Wireless Power Transmission for Non-contact Wafer-Level Testing
- Measurement of Inductive Coupling in Wireless Superconnect
- Chip-to-Chip Power Delivery by Inductive Coupling with Ripple Canceling Scheme
- A 3Gbps Non-Contact Inter-Module Link with Twofold Transmission Line Couplers and Low Frequency Compensation Equalizer (Special Issue : Solid State Devices and Materials)
- Hybrid Speaker Recognition Using Universal Acoustic Model