Recessed Channel Fin Field-Effect Transistor Cell Technology for Future-Generation Dynamic Random Access Memories
スポンサーリンク
概要
- 論文の詳細を見る
A new bulk fin field-effect transistor (bulk FinFET) with a recessed channel structure is proposed as a future dynamic random access memory (DRAM) cell transistor following the recess-channel-array transistor (RCAT). An enlarged effective channel length improves the relationship between off-state channel leakage ($I_{\text{off}}$) and gate-induced drain leakage (GIDL) current, which correspond to the static and dynamic retention characteristics of a DRAM chip. The high current drivability of FinFET is maintained even with a recessed channel. A recessed-channel FinFET (RC-FinFET) shows excellent DC characteristics (subthreshold swing, drain-induced barrier lowering and body-bias effect) and longer retention time than a conventional local-damascene FinFET (LD-FinFET).
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2008-04-25
著者
-
Yang Wouns
Advanced Technology Development Team
-
Kim Chang-kyu
Advanced Technology Development Team
-
YOSHIDA Makoto
Advanced Technology Development Team
-
KAHNG Jae-Rok
Advanced Technology Development Team
-
MOON Joon-Seok
Advanced Technology Development Team
-
JUNG Kyoung-Ho
Advanced Technology Development Team
-
KIM Keunnam
Advanced Technology Development Team
-
SUNG Hyunju
Advanced Technology Development Team
-
PARK Donggun
Advanced Technology Development Team
-
Lee Chul
Advanced Chemical Technology Division Krict
-
Moon Joon-Seok
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Kim Chang-Kyu
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Park Donggun
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Kim Keunnam
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Lee Chul
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Yang Wouns
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
-
Jung Kyoung-Ho
Advanced Technology Development Team 1, Semiconductor R&D Center, Samsung Electronics Co., Hwasung, Kyunggi 445-701, Korea
関連論文
- Shallow Trench Isolation Characteristics with High-Density-Plasma Chemical Vapor Deposition Gap-Fill Oxide for Deep-Submicron CMOS Technologies
- Investigation on the Body Bias Dependency of Gate Induced Drain Leakage Current in the Body-Tied finFET
- RC-FinFET (Recessed Channel FinFET) Cell Transistor Technology for Future Generation DRAMs
- Optimization of Layout and Doping Profile Design for BT(Body Tied)-FinFET DRAM
- Shallow Trench Isolation Characteristics with High-Density-Plasma (HDP) CVD Oxide for Deep-Submicron CMOS Technologies
- Shallow Trench Isolation Characteristics with High-Density-Plasma (HDP) CVD Oxide for Deep-Submicron CMOS Technologies
- A Novel Multifin Dynamic Random Access Memory Periphery Transistor Technology Using a Spacer Patterning through Gate Polycrystalline Silicon Technique
- Nano Bowls of Carbon by Oxidative Chopping of Carbon Nano Sphere
- Investigation of Body Bias Dependence of Gate-Induced Drain Leakage Current for Body-Tied Fin Field Effect Transistor
- Recessed Channel Fin Field-Effect Transistor Cell Technology for Future-Generation Dynamic Random Access Memories
- Three Series-Connected Transistor Model for a Recess-Channel-Array Transistor and Improvement of Electrical Characteristics by a Bottom Fin Structure