Efficient Dynamic Fault Imaging by Fully Utilizing CAD Data in CAD-Linked Electron Beam Test System (Special Issue on LSI Failure Analysis)
スポンサーリンク
概要
- 論文の詳細を見る
A method to improve the efficiency of dynamic fault imaging (DFI) by fully utilizing the CAD data in the CAD-linked electron beam test system is proposed. In the method, in order to shorten the long acquisition time of the stroboscopic voltage contrast images over the whole area of the chip during the entire test cycle, only the area and phase (time) required for fault tracing are selected by utilizing the CAD data. Furthermore, image processing techniques are combined with the method to improve the efficiency of the DFI. In particular, the signal averaging technique is used in order to improve the signal-to-noise ratio in the stroboscopic images where all voltage information data on the equipotential electrode recognized by the CAD layout data are averaged. This enables us to reduce the acquisition time of images. Moreover, the experimental system is set up so that the image processing can be performed in parallel with the acquisition of the stroboscopic images. The proposed method is applied to part of a 2k-transistor block of a nonpassivated CMOS LSI where a marginal fault is detected. The result shows that the method is an efficient approach to the fully automatic fault diagnosis in the CAD-linked electron beam test system. The proposed method could improve the efficiency of the conventional DFI by a factor of more than 1000.
- 社団法人電子情報通信学会の論文
- 1994-04-25
著者
-
Nakamae Koji
Faculty Of Engineering Osaka University
-
Fujioka Hiromu
Faculty Of Engineering Osaka University
-
Tanaka Hirohisa
Faculty Of Engineering Osaka University
-
Kubota Hideharu
Faculty of Engineering, Osaka University
-
Kubota Hideharu
Faculty Of Engineering Osaka University
関連論文
- An Analysis of the Economics of the VLSI Development Including Test Cost
- Effect of 300mm Wafer Transition and Test Processing Logistics on VLSI Manufacturing Final Test Process Efficiency and Cost
- Effect of Express Lots on Production Dispatching Rule Scheduling and Cost in VLSI Manufacturing Final Test Process
- Hierarchical Fault Tracing for VLSIs with Bi-directional Busses from CAD Layout Data in the CAD-Linked EB Test System
- Automatic Transistor-Level Performance Fault Tracing by Successive Circuit Extraction from CAD Layout Data for VLSI in the CAD-Linked EB Test System
- Matching of DUT Interconnection Pattern with CAD Layout in CAD-Linked Electron Beam Test System (Special Issue on LSI Failure Analysis)
- Automatic Tracing of Transistor-Level Performance Faults with CAD-Linked Electron Beam Test System
- LSI Failure Analysis with CAD-Linked Electron Beam Test System and Its Cost Evaluation (Special Issue on LSI Failure Analysis)
- Efficient Dynamic Fault Imaging by Fully Utilizing CAD Data in CAD-Linked Electron Beam Test System (Special Issue on LSI Failure Analysis)
- Power Transmission of a Cone Roller Toroidal Traction Drive