Three-Layer Cooperative Architecture for MPEG-2 Video Encoder LSI (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents an architecture for a single-chip MPEG-2 video encoder and demonstrates its flexibility and usefulness. The architecture based on three-layer cooperation provides flexible data-transfer that improves the encoder from the standpoints of versatility, scalability, and video quality. The LSI was successfully fabricated in the 0.25μm four-metal CMOS process. Its small size and its low power consumption make it ideal for a wide range of applications, such as DVD recorders, PC-card encoders and HDTV encoders.
- 社団法人電子情報通信学会の論文
- 2000-02-25
著者
-
YOSHITOME Takeshi
NTT Cyber Space Laboratories, NTT Corporation
-
NAGANUMA Jiro
NTT Cyber Space Laboratories, NTT Corporation
-
Ogura Takashi
Silicon Systems Research Laboratories Nec Corporation
-
Ogura Takeshi
Ntt Cyber Space Laboratories
-
Nitta K
Ntt Cyber Space Laboratories
-
Nitta Koyo
Ntt Cyber Communication Laboratories Nippon Telegraph And Telephone Corporation
-
Kondo T
Hiroshima Univ. Higashi-hiroshima‐shi Jpn
-
Ogura T
Ntt Network Innovation Laboratories
-
Naganuma J
Ntt Cyber Space Lab. Yokosuka‐shi Jpn
-
Naganuma Jiro
Ntt Cyber Space Laboratories
-
Ogura T
Ntt Cyber Space Laboratories
-
IKEDA Mitsuo
NTT Cyber Space Laboratories
-
KONDO Toshio
LSI Business Group of NTT Electronics Corporation
-
SUGURI Kazuhito
NTT Cyber Space Laboratories
-
MINAMI Toshihiro
NTT Cyber Space Laboratories
-
Minami T
Optoelectronic Device System R&d Center Kanazawa Institute Of Technology
-
Ikeda M
Fundamental Research Laboratory Asahi Breweries Ltd.
-
Yoshitome Takeshi
Ntt Cyber Space Laboratories Ntt Corporation
-
Yoshitome T
Ntt Cyber Space Laboratories
-
YOSHITOME Takeshi
NTT Cyber Space Laboratories
関連論文
- MPEG-2 Transcoding Method for Reducing Re-quantization Noise Based on a Two-tiered Quantizer Matrix
- 2段型量子化マトックスを用いた量子化雑音の少ないMPEG-2トランスコード手法
- A Flexible Video CODEC System for Super High Resolution Video
- BS-8-15 The intermediate service platform architecture for home networking services
- Rhizoremediation of Dioxin-like Compounds by a Recombinant Rhizobium tropici Strain Expressing Carbazole 1,9a-Dioxygenase Constitutively(Microbiology & Fermentation Technology)
- Breakdown Mechanisms and Lifetime Prediction for 90nm-node Low-power HfSiON/SiO_2 CMOSFETs
- 1.2nm HfSiON/SiON stacked gate insulators for 65nm-node MISFETs
- High-Luminance EL Devices Using Y_2GeO_5 Phosphor Thin Films Prepared by Magnetron Sputtering(Special Issue on Electronic Displays)
- Mn-Activated Y_2O_3-GeO_2 Phosphors for Thin-Film Electroluminescent Devices : Semiconductors
- High-Luminance Thin-Film Electroluminescent Devices Using ((Y_2O_3)_-(GeO_2)_):Mn Phosphors : Optics and Quantum Electronics
- High-Luminance Thin Film Electroluminescent Devices Using Monoclinic Y_2O_3 Phosphor Activated with Mn : Optics and Quantum Electronics
- Suppression of Charges in Al_2O_3 Gate Dielectric and Improvement of MOSFET Performance by Plasma Nitridation(High-κ Gate Dielectrics)
- Suppression of Charges in Al_2O_3 Gate Dielectric and Improvement of MOSFET Performance by Plasma Nitridation
- Application-Coexistent Wire-Rate Network Monitor for 10 Gigabit-per-Second Network(New Technologies and their Applications of the Internet IV)
- METHOD OF ACHIEVING AN EDL-BASED VIDEO EDITING FUNCTION ON A PC-CLUSTER DISTRIBUTED-RAID VIDEO STREAM SERVER(International Workshop on Advanced Image Technology 2006)
- OC-48c High-Speed Network PCI Card : Implementation and Evaluation(New Technologies in the Internet and their Applications)
- Motion Estimation and Compensation Hardware Architecture for a Scene-Adaptive Algorithm on a Single-Chip MPEG-2 Video Encoder
- Three-Layer Cooperative Architecture for MPEG-2 Video Encoder LSI (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- High-Level VLSI Design Specification Validation Using Algorithmic Debugging (Special Section on VLSI Design and CAD Algorithms)
- Crossbar Arbiter Architecture for High-Speed MAPOS Switch(Special Issue on Next Generation Internet Technologies and Their Applications)
- CORErouter-I: An Experimental Parallel IP Router Using a Cluster of Workstations (Special Issue on Network Interworking)
- On-Chip Multimedia Real-Time OS and Its MPEG-2 Applications
- Low-Power VLSI Architecture for a New Block-Matching Motion Estimation Algorithm Using Dual-Bit-Resolution Images
- Efficient Telescopic Search Motion-Estimation Architecture Based on Data-Flow Optimization
- Finite Element Analysis of Thermal Characteristics in Continuous Wave Long Wavelength Surface Emitting Lasers (II) : Semiconductor Distributed Bragg Reflectors
- Finite Element Analysis of Thermal Characteristics in Continuous Wave Long Wavelength Surface Emitting Lasers (I) : Dielectric Cavity Structures
- Vertical Cavity Surface-Emitting Laser Array for 1.3μm Range Parallel Optical Fiber Transmissions
- Sub-10-nm-Scale Lithography Using p-chloromethyl-methoxy-calix[4]arene Resist
- Electroluminescent Devices with Ga_2O_3 : Mn Thin-Film Emitting Layer Prepared by Sol-Gel Process
- An MPEG-2 to H. 264 Intra Transcoding Method using Adaptive Macroblock Pair Type Selection
- A Distributed Stream Multiplexing Architecture for Multi-Chip Configuration beyond HDTV
- A Flexible Video CODEC System for Super High Resolution Video
- An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder LST for HDTV Broadcasting Infrastructures
- An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder LSI for HDTV Broadcasting Infrastructures
- Sub-10-nm-Scale Lithography Using $p$-chloromethyl-methoxy-calix[4]arene Resist