A Three-Dimensional Instrumentation VLSI Processor Based on a Concurrent Memory-Access Scheme
スポンサーリンク
概要
- 論文の詳細を見る
Three-dimensional (3-D) instrumentation using an image sequence is a promising instrumentation method for intelligent systems in which accurate 3-D information is required. However, real-time instrumentation is difficult since much computation time and a large memory bandwidth are required. In this paper, a 3-D instrumentation VLSI processor with a concurrent memory-access scheme is proposed. To reduce the access time, frequently used data are stored in a cache register array and are concurrently transferred to processing elements using simple interconnections to the 8-nearest neighbor registers. Based on a row and column memory access pattern, we propose a diagonally interleaved frame memory by which pixel values of a row and column are stored across memory modules. Based on the concurrent memory-access scheme, a 40GOPS vprocessor is designed and the delay time for the instrumentation is estimated to be 42 ms for a 256×256 images.
- 社団法人電子情報通信学会の論文
- 1997-11-25
著者
-
Hariyama Masanori
The Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku
-
Kameyama M
Graduate School Of Information Sciences Tohoku University
-
LEE Seunghwan
the Graduate School of Information Sciences, Tohoku University
-
HARIYAMA Masanori
the Graduate School of Information Sciences, Tohoku University
-
KAMEYAMA Michitaka
the Graduate School of Information Sciences, Tohoku University
-
Kameyama Michitaka
The Graduate School Of Information Sciences And Also With The Faculty Of Engineering Tohoku Universi
-
Lee Seunghwan
The Department Of Computer And Mathematical Sciences Graduate School Of Information Sciences Tohoku
-
Hariyama M
Graduate School Of Information Sciences Tohoku University
関連論文
- Implementation of a DRAM-Cell-Based Multiple-Valued Logic-in-Memory Circuit
- Dynamic-Storage-Based Logic-in-Memory Circuit and Its Application to a Fine-Grain Pipelined System(Special Issue on High-Performance and Low-Power Microprocessors)
- Low-Power Field-Programmable VLSI Using Multiple Supply Voltages(Low Power Methodology, VLSI Design and CAD Algorithms)
- Field-Programmable VLSI Based on a Bit-Serial Fine-Grain Architecture(New System Paradigms for Integrated Electronics)
- Highly-Parallel Stereo Vision VLSI Processor Based on an Optimal Parallel Memory Access Scheme
- An FPGA-Oriented Motion-Stereo Processor with a Simple Interconnection Network for Parallel Memory Access
- Architecture of a high-performance stereo vision VLSI processor
- Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory
- A Three-Dimensional Instrumentation VLSI Processor Based on a Concurrent Memory-Access Scheme
- Implementation of a Partially Reconfigurable Multi-Context FPGA Based on Asynchronous Architecture
- Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages
- Multi-Context FPGA Using Fine-Grained Interconnection Blocks and Its CAD Environment
- Unified Scheduling of High Performance Parallel VLSI Processors for Robotics (Special Section on JTC-CSCC '92)
- Memory Allocation for Window-Based Image Processing on Multiple Memory Modules with Simple Addressing Functions
- Task Allocation with Algorithm Transformation for Reducing Data-Transfer Bottlenecks in Heterogeneous Multi-Core Processors : A Case Study of HOG Descriptor Computation
- Memory-Access-Driven Context Partitioning for Window-Based Image Processing on Heterogeneous Multicore Processors
- Design of High-Performance Asynchronous Pipeline Using Synchronizing Logic Gates
- Acceleration of Block Matching on a Low-Power Heterogeneous Multi-Core Processor Based on DTU Data-Transfer with Data Re-Allocation