Evolutionary Synthesis of Fast Constant-Coefficient Multipliers

概要

論文の詳細を見る
This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation(EGG), and its application to the design of fast constant-coefficient multipliers using parallel counter-tree architecture. An important feature of EGG is its capability to handle the general graph structures directly in evolution process instead of encoding the graph structures into indirect representations, such as bit strings and trees. This paper also addresses the major problem of EGG regarding the significant computation time required for verifying the function of generated circuits. To solve this problem, a new functional verification technique for arithmetic circuits is proposed. It is demonstrated that the EGG system can create efficient multiplier structures which are comparable or superior to the known conventional designs.
社団法人電子情報通信学会の論文
2000-09-25