Air-Pressure Model and Fast Algorithms for Zero-Wasted-Area Layout of General Floorplan(Special Section on Discrete Mathematics and Its Applications)
スポンサーリンク
概要
- 論文の詳細を見る
A floorplan is a partition of a rectangle into subrectangles, each of which is associated with a module. Zero-wasted-area layouts are known to exist when the height and width of modules are constrained only by the area, and several methods have been proposed for deriving such layouts. However, because these methods are global and indirect, they are inherently slow. We propose a new algorithm which simulates the air-pressure mechanics. It begins with a layout, which is not necessarily feasible, and iterates the movement of one wall at a time to the force-balancing position. The key issue is that it is guaranteed that every movement makes a current layout approach a zero-wasted-area layout by the measure of energy which is defined here. Experimental results on the example in several literatures and artificially made complex examples showed very fast convergence. The algorithm is evolved to methods which move all the walls simultaneously, resulting in a further speed enhancement.
- 社団法人電子情報通信学会の論文
- 1998-05-25
著者
-
Kajitani Y
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Kajitani Yoji
The Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Takahashi Atsushi
The Department Of Gastoroenterology Kushiro Medical Association Hospital
-
Izumi T
Kyoto Univ. Kyoto‐shi Jpn
-
Izumi Tomonori
The Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Unive
-
Takahashi Atsushi
The Department Of Communications And Integrated Systems Tokyo Institute Of Technology
関連論文
- Minimal Forbidden Minors for the Family of Graphs with Proper-Path-Width at Most Two
- Universal Graphs for Graphs with Bounded Path-Width
- On the Proper-Path-Decomposition of Trees
- The Oct-Touched Tile : A New Architecture for Shape-Based Routing( Analog Circuit Techniques and Related Topics)
- A Device-Level Placement with Schema Based Clusters in Analog IC Layouts(Analog Layout)(VLSI Design and CAD Algorithms)
- Abstraction and Optimization of Consistent Floorplanning with Pillar Block Constraints(Floorplan)(VLSI Design and CAD Algorithms)
- LUT-Array-Based PLD and Synthesis Approach Based on Sum of Generalized Complex Terms Expression(Special Section on VLSI Design and CAD Algorithms)
- Computational Complexity Analysis of Set-Bin-Packing Problem(Special Section on Discrete Mathematics and Its Applications)
- Transcatheter Arterial Embolization for Impending Rupture of an Isolated Internal Iliac Artery Aneurysm Complicated with Disseminated Intravascular Coagulation
- Assignment of Intervals to Parallel Tracks with Minimum Total Cross-Talk
- Routability of FPGAs with Extremal Switch-Block Structures(Special Section on Discrete Mathematics and Its Applications)
- Malignant Intestinal Schwannoma: A Case Report and a Review of the Literature in Japan
- Undifferentiated Carcinoma in the Cardioesophageal Junction which Produces Parathyroid Hormone Related Protein
- An Improvement of Network-Flow Based Multi-Way Circuit Partitioning Algorithm
- An Efficient Algorithm to Extract an Optimal Sub-Circuit by the Minimum Cut
- Air-Pressure Model and Fast Algorithms for Zero-Wasted-Area Layout of General Floorplan(Special Section on Discrete Mathematics and Its Applications)
- Array-Based Mapping Algorithm of Logic Functions into Plastic Cell Architecture (Special Section on VLSI Design and CAD Algorithms)
- A Practical Clock Tree Synthesis for Semi-Synchronous Circuits(Special Section on VLSI Design and CAD Algorithms)
- Clock Schedule Design for Minimum Realization Cost (Special Section on VLSI Design and CAD Algorithms)
- A-3-3 単層プリント基板配線のための各ネットの配線長達成性を考慮した等長配線手法(A-3.VLSI設計技術,一般セッション)
- 一般同期方式における最適2クラスタ分割手法
- 遅延ばらつき適応回路 : 遅延ばらつき状況下の高性能回路
- FPGA上に実現した可変レイテンシ回路の性能評価(再構成回路,システムオンシリコンを支える設計技術)
- FOREWORD
- A New Variation of Adaptive Simulated Annealing for 2D/3D Packing Optimization
- 動的遅延分布の高速な見積もり手法(システムLSIの応用と要素技術,プロセッサ,DSP,画像処理技術及び一般)
- 動的遅延分布の高速な見積もり手法(システムLSIの応用と要素技術,プロセッサ,DSP,画像処理技術及び一般)
- 動的遅延分布の高速な見積もり手法(システムLSIの応用と要素技術,プロセッサ,DSP,画像処理技術及び一般)
- 動的遅延分布の高速な見積もり手法(システムLSIの応用と要素技術,プロセッサ,DSP,画像処理技術及び一般)
- A New Variation of Adaptive Simulated Annealing for 2D/3D Packing Optimization
- エラー検出回復方式を用いた可変レイテンシ回路のための高速な性能見積もり手法(低電力化・高信頼化,組込み技術とネットワークに関するワークショップETNET2013)
- 単層プリント基板のための各ネットの目標配線長達成性を考慮した配線手法(配線設計,システムオンシリコンを支える設計技術)
- A-3-6 指定長幹配線間題において配線長を調整する領域に関する一考察(A-3.VLSI設計技術)
- 半正定値緩和法を用いた LELECUT トリプルパターニングのためのレイアウト分割手法
- 側壁ダブルパターニングのための修正2色グリッド配線法 (VLSI設計技術)
- ダブルパターニングにおけるリソグラフィECOのためのパターン局所修正法 (VLSI設計技術)
- エラー検出回復方式を用いた可変レイテンシ回路のための高速な性能見積もり手法(低電力化・高信頼化,組込み技術とネットワークに関するワークショップETNET2013)
- 集合対間配線に対する配線長差削減アルゴリズムの改良 (VLSI設計技術)
- FPGA上に実現した可変レイテンシ回路の性能評価