Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents the concept of multiplex computing as a foundation for next-generation integrated systems free from interconnection problems. Computing with multiplexable information carriers makes it possible to achieve highly parallel processing with reduced interconnections. A unified algebraic framework for set-valued logic, in which a collection of information carriers on a single line is treated as a set valued-signal, is proposed for the systematic synthesis of multiplex-computing circuits. Also, possible approaches to implementations based on multiwave opto-electronics, frequency-mode electronics and bio-electronics are discussed.

• 東北大学の論文

著者

• AOKI Takafumi

  Graduate School of Information Sciences, Tohoku University

• Aoki Takafumi

  Graduate School Of Information Sciences Tohoku University

• Higuchi T

  Tohoku Univ. Sendai‐shi Jpn

• Higuchi Tatsuo

  Graduate School Of Information Sciences Tohoku University

• Higuchi Tatsuo

  Graduate School Of Information Sciences And Faculty Of Engineering Tohoku University

• Aoki T

  Tohoku Univ. Sendai Jpn

関連論文

• A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter
• A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks
• Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing (Special Issue on Super Chip for Intelligent Integrated Systems)
• Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips
• An Image Completion Algorithm Using Occlusion-Free Images from Internet Photo Sharing Sites
• High-Accuracy Subpixel Image Registration Based on Phase-Only Correlation(Digital Signal Processing)
• A High-Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell (Special Issue on LSI Memories)
• Design of Multiplierless 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
• Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits Based on Partition Theory (Special Issue on Multiple-Valued Logic)
• Optical Multiplex Computing Based on Set-Valued Logic and Its Application to Parallel Sorting Networks (Special Issue on Multiple-Valued Logic)
• Design and Analysis of Multiwave Interconnection Networks for MCM-Based Parallel Processing (Special Issue on New Concept Device and Novel Architecture LSIs)
• A Sub-Pixel Correspondence Search Technique for Computer Vision Applications(Image/Visual Signal Processing)(Digital Signal Processing)
• Roundoff Error Analysis in the Decoding of Fractal Image Coding Using a Simplified State-Space Model (Special Section of Papers Selected from ITC-CSCC '98)
• Analysis of Scaling-Factor-Quantization Error in Fractal Image Coding
• State-Space Approach to Roundoff Error Analysis of Fractal Image Coding
• Molecular-Mediated Single-Electron Devices Operating at Room Temperature
• A New Algorithm for Evolutionary Learning of MLP
• A Code-Division Multiplexing Technique for Efficient Data Transmission in VLSI Systems (Special Issue on Integrated Electronics and New System Paradigms)
• Evolutionary Digital Filtering Based on the Cloning and Mating Reproduction (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
• 投影像の幾何補正のための画像対応付け手法
• Semi-Automatic Video Object Segmentation Using LVQ with Color and Spatial Features(Image Processing and Multimedia Systems, Recent Advances in Circuits and Systems-Part 1)
• A High-Accuracy Passive 3D Measurement System Using Phase-Based Image Matching (Image/Vision Processing, Multidimensional Signal Processing and Its Application)
• Evolutionary Synthesis of Bit-serial Arithmetic Circuits (特集 システムLSIの設計技術と設計自動化)
• Design of a Rule-Based Highly-Safe Intelligent Vehicle Using a Content-Addressable Memory
• High-Performance Architecture for Concurrent Error Detection for AES Processors
• A Configurable On-Chip Glitchy-Clock Generator for Fault Injection Experiments
• Acceleration of FDTD Method Using a Novel Algorithm on the Cell B. E.
• Formal Design of Arithmetic Circuits over Galois Fields Based on Normal Basis Representations

もっと見る 閉じる

スポンサーリンク