Design of Multiplierless 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
スポンサーリンク
概要
- 論文の詳細を見る
This letter presents an efficient design method of multiplierless 2-D state-space digital filters (SSDFs) based on a genetic algorithm. The resultant multiplierless 2-D SSDFs, whose coefficients are represented as the sum of two powers-of-two terms, are attractive for high-speed operation and simple implementation. The design problem of multiplierless 2-D SSDFs described by Roesser's local state-space model is formulated subject to the constraint that the resultant filters are stable. To ensure the stability for the resultant 2-D SSDFs, a stability test routine is embedded in th design procedure.
- 社団法人電子情報通信学会の論文
- 1996-03-25
著者
-
Higuchi Tatsuo
Graduate School Of Information Sciences Tohoku University
-
Lee Young-ho
Graduate School Of Information Sciences Tohoku University
-
Higuchi Tatsuo
Graduate School Of Information Sciences And Faculty Of Engineering Tohoku University
-
KAWAMATA Masayuki
Guraduate School of Engineering, Tohoku University
-
Kawamata Masayuki
Guraduate School Of Engineering Tohoku University
関連論文
- Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing (Special Issue on Super Chip for Intelligent Integrated Systems)
- Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips
- A High-Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell (Special Issue on LSI Memories)
- Design of Multiplierless 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits Based on Partition Theory (Special Issue on Multiple-Valued Logic)
- Optical Multiplex Computing Based on Set-Valued Logic and Its Application to Parallel Sorting Networks (Special Issue on Multiple-Valued Logic)
- Design and Analysis of Multiwave Interconnection Networks for MCM-Based Parallel Processing (Special Issue on New Concept Device and Novel Architecture LSIs)
- Roundoff Error Analysis in the Decoding of Fractal Image Coding Using a Simplified State-Space Model (Special Section of Papers Selected from ITC-CSCC '98)
- Analysis of Scaling-Factor-Quantization Error in Fractal Image Coding
- State-Space Approach to Roundoff Error Analysis of Fractal Image Coding
- A New Algorithm for Evolutionary Learning of MLP
- A Code-Division Multiplexing Technique for Efficient Data Transmission in VLSI Systems (Special Issue on Integrated Electronics and New System Paradigms)
- Evolutionary Digital Filtering Based on the Cloning and Mating Reproduction (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- Evolutionary Synthesis of Bit-serial Arithmetic Circuits (特集 システムLSIの設計技術と設計自動化)
- Design of a Rule-Based Highly-Safe Intelligent Vehicle Using a Content-Addressable Memory