Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing (Special Issue on Super Chip for Intelligent Integrated Systems)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a low-power 8-valued cellular array VLSI for high-speed image processing based on logical neighborhood operations with 3×3 windows. This array is useful for performing low-level image processing such as noise removal and edge detection, in intelligent integrated systems where immediate response to input change as well as high throughput is needed. In order to achieve high-speed image processing, template matching for neighborhood operations can be performed in parallel on each row. Each row of the image is operated in a pipelining manner. The direct 8-valued encoding of the matched results for three different 3×3 masks makes it possible to reduce the number of operations by one-third. In the hardware implementation, the matching cell for logical neighborhood operations can be implemented compactly using MOS transistors with different threshold voltages, which are programmed by multiple ion implants. Moreover, a new literal ciruit for detecting multiple-valued signals using a dynamic design style eliminates hazards due to timing skews in the difference of various input voltage levels, so that the dynamic power dissipation of the proposed circuit is greatly reduced. Finally, it is demonstrated that the processing time of the proposed cellular array is reduced to about 40 percent in comparison with that of a corresponding binary circuit when power dissipation/area=0.3W/100mm^2.
- 社団法人電子情報通信学会の論文
- 1994-07-25
著者
-
Higuchi Tatsuo
Graduate School Of Information Sciences Tohoku University
-
Hanyu Takahiro
Graduate School of Information Sciences, Tohoku University
-
Kuwahara Maho
Graduate School of Engineering, Tohoku University
-
Kuwahara M
Toshiba Corp. Kawasaki‐shi Jpn
-
Hanyu Takahiro
Graduate School Of Information Sciences Tohoku University
-
Higuchi Tatsuo
Graduate School Of Information Sciences And Faculty Of Engineering Tohoku University
関連論文
- Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing (Special Issue on Super Chip for Intelligent Integrated Systems)
- Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips
- A High-Density Multiple-Valued Content-Addressable Memory Based on One Transistor Cell (Special Issue on LSI Memories)
- Design of Multiplierless 2-D State-Space Digital Filters over a Powers-of-Two Coefficient Space (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- Code Assignment Algorithm for Highly Parallel Multiple-Valued Combinational Circuits Based on Partition Theory (Special Issue on Multiple-Valued Logic)
- Optical Multiplex Computing Based on Set-Valued Logic and Its Application to Parallel Sorting Networks (Special Issue on Multiple-Valued Logic)
- Generalized Hough Transform VLSI Processor for Model-Based Edge Detection
- Multiple-Valued Programmable Logic Array Based on a Resonant-Tunneling Diode Model
- Design and Evaluation of a 4-Valued Universal-Literal CAM for Cellular Logic Image Processing (Special Issue on New Concept Device and Novel Architecture LSIs)
- Design and Analysis of Multiwave Interconnection Networks for MCM-Based Parallel Processing (Special Issue on New Concept Device and Novel Architecture LSIs)
- Roundoff Error Analysis in the Decoding of Fractal Image Coding Using a Simplified State-Space Model (Special Section of Papers Selected from ITC-CSCC '98)
- Analysis of Scaling-Factor-Quantization Error in Fractal Image Coding
- State-Space Approach to Roundoff Error Analysis of Fractal Image Coding
- A New Algorithm for Evolutionary Learning of MLP
- A Code-Division Multiplexing Technique for Efficient Data Transmission in VLSI Systems (Special Issue on Integrated Electronics and New System Paradigms)
- Evolutionary Digital Filtering Based on the Cloning and Mating Reproduction (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- Evolutionary Synthesis of Bit-serial Arithmetic Circuits (特集 システムLSIの設計技術と設計自動化)
- Design of a Rule-Based Highly-Safe Intelligent Vehicle Using a Content-Addressable Memory