A Configurable On-Chip Glitchy-Clock Generator for Fault Injection Experiments

スポンサーリンク

概要

論文の詳細を見る
2012-01-01

著者

関連論文

Systematic Interpretation of Redundant Arithmetic Adders in Binary and Multiple-Valued Logic(Novel Device Architectures and System Integration Technologies)
A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic(New System Paradigms for Integrated Electronics)
A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter
Free Oligosaccharides with Lewis x Structure Expressed in the Segmentation Period of Zebrafish Embryo
A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks
A Dental Radiograph Recognition System Using Phase-Only Correlation for Human Identification
Score-Level Fusion of Phase-Based and Feature-Based Fingerprint Matching Algorithms
A Robust 3D Face Recognition Algorithm Using Passive Stereo Vision
Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips
A Redox Microarray : An Experimental Model for Molecular Computing Integrated Circuits(New System Paradigms for Integrated Electronics)
An Image Completion Algorithm Using Occlusion-Free Images from Internet Photo Sharing Sites
Arithmetic Circuit Verification Based on Symbolic Computer Algebra
Formal Design of Arithmetic Circuits Based on Arithmetic Description Language(Circuit Synthesis,VLSI Design and CAD Algorithms)
High-Accuracy Estimation of Image Rotation Using 1D Phase-Only Correlation
A Passive 3D Face Recognition System and Its Performance Evaluation
A Palmprint Recognition Algorithm Using Phase-Only Correlation
A Fingerprint Matching Algorithm Using Phase-Only Correlation(Digital Signal Processing for Pattern Recognition)(Applications and Implementations of Digital Signal Processing)
High-Accuracy Subpixel Image Registration Based on Phase-Only Correlation(Digital Signal Processing)
Optical Multiplex Computing Based on Set-Valued Logic and Its Application to Parallel Sorting Networks (Special Issue on Multiple-Valued Logic)
Design and Analysis of Multiwave Interconnection Networks for MCM-Based Parallel Processing (Special Issue on New Concept Device and Novel Architecture LSIs)
A Sub-Pixel Correspondence Search Technique for Computer Vision Applications(Image/Visual Signal Processing)(Digital Signal Processing)
Counter Tree Diagrams : A Unified Framework for Analyzing Fast Addition Algorithms(IP Design)(VLSI Design and CAD Algorithms)
Design of a Field-Programmable Digital Filter Chip Using Multiple-Valued Current-Mode Logic(Digital Signal Processing)
Fingerprint Restoration Using Digital Reaction-Diffusion System and Its Evaluation(Digital Signal Processing)
Parallel Evolutionary Design of Constant-Coefficient Multipliers
Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor
投影像の幾何補正のための画像対応付け手法
A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
Molecular-Mediated Single-Electron Devices Operating at Room Temperature
A Code-Division Multiplexing Technique for Efficient Data Transmission in VLSI Systems (Special Issue on Integrated Electronics and New System Paradigms)
Evolutionary Synthesis of Fast Constant-Coefficient Multipliers
Evolutionary Design of Arithmetic Circuits (Special Section on Discrete Mathematics and Its Applications)
投影像の幾何補正のための画像対応付け手法
Semi-Automatic Video Object Segmentation Using LVQ with Color and Spatial Features(Image Processing and Multimedia Systems, Recent Advances in Circuits and Systems-Part 1)
A High-Accuracy Passive 3D Measurement System Using Phase-Based Image Matching (Image/Vision Processing, Multidimensional Signal Processing and Its Application)
Evolutionary Synthesis of Bit-serial Arithmetic Circuits (特集システムLSIの設計技術と設計自動化)
High-Performance Architecture for Concurrent Error Detection for AES Processors
A Configurable On-Chip Glitchy-Clock Generator for Fault Injection Experiments
Acceleration of FDTD Method Using a Novel Algorithm on the Cell B. E.
Evaluation of Information Leakage from Cryptographic Hardware via Common-Mode Current
Formal Design of Arithmetic Circuits over Galois Fields Based on Normal Basis Representations

もっと見る

スポンサーリンク