A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit

スポンサーリンク

概要

• 論文の詳細を見る
• 1999-09-20

著者

• KADO Yuichi

  NTT Microsystem Integration Laboratories, NTT Corporation

• Nakata Shunji

  Ntt Telecommunications Energy Laboratories

• DOUSEKI Takakuni

  NTT Telecommunications Energy Laboratories

• KADO Yuichi

  NTT Telecommunications Energy Laboratories

• Douseki T

  Ntt Corp. Atsugi‐shi Jpn

• Kado Yuichi

  Ntt Microsystem Integration Laboratories

• Kado Yuichi

  Ntt Microsystem Integration Laboratories Ntt Corporation

• Nakata S

  Ntt Telecommunications Energy Laboratories

関連論文

• A1-V Cyclic A/D Converter Using FD-SOI Sample/Hold Circuits for Sensor Networks(Analog, Low-Power LSI and Low-Power IP)
• Energy-Reduction Effect of Ultralow-Voltage MTCMOS / SIMOX Circuits Using a Graph with Equispeed and Equienergy Lines (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit
• Evaluation of Soft-Error Immunity for 1-V CMOS Memory Cells with MTCMOS Technology (Special Issue on Microelectronic Test Structure)
• A 1GHz/0.9mW CMOS/SIMOX Divide-by 128/129 Dual-Modulus Prescaler Using a Divide-by 2/3 Synchronous Counter
• An Experimental Full-CMOS Multigigahertz PLL LSI Using 0.4μm Gate Ultrathin-Film SIMOX Technology (Special Issue on Sub-Half Micron Si Device and Process Technologies)
• Influence of Doping Gradient near a Channel End on Parasitic Series Resistance of Thin-Film Fully-Depleted Metal-Oxide-Semiconductor Field-Effect Transistors
• Body-Charge-Induced Switching Characteristics in Fully Depleted Silicon-on-Insulator Digital Circuits
• 300-kilo-Gate Sea-of-Gate Type Gate Arrays Fabricated Using 0.25-μm-Gate Ultra-Thin-Film Fully-Depleted Complementary Metal-Oxide-Semiconductor Separation by IMplanted OXygen (CMOS/SIMOX) Technology with Tungsten-Covered Source and Drain
• A 4:1 MUX Circuit Using 1/4 Micron CMOS/SIMOX for High-Speed and Low-Power Applications
• 3-Gb/s CMOS 1:4 MUX and DEMUX ICs
• A 0.5-V, Over 1-GHz, 1-mW MUX/DEMUX Core with Multi-Threshold Zero-Vth CMOS/SIMOX Technology
• 8-mW,1-V,100-Msample/s,6-bit A/D Converter Using a Latched Comparator Operating in the Triode Region
• A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit
• Millimeter-wave MMIC Technologies Exploring F-band Application(Session7: Millimeter-wave and Terahertz Devices)
• Millimeter-wave MMIC Technologies Exploring F-band Application(Session7: Millimeter-wave and Terahertz Devices)
• Low Voltage SOI Circuit Technology
• A Numerical Design Study of Auto-Convergent Electron Gun for Color Cathode Ray Tube

もっと見る 閉じる

スポンサーリンク