An Optimized Via Contact Scheme of FeRAM for Double-Level Metallization and Beyond
スポンサーリンク
概要
- 論文の詳細を見る
- 1997-09-16
著者
-
Lee M‐h
Lg Electronics Inc. Seoul Kor
-
Lee J‐w
Hanyang Univ. Seoul Kor
-
Kang Nam-soo
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Shin Soo-ho
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Lee J‐w
Samsung Electronics Co. Ltd. Kyungki‐do Kor
-
Lee J‐w
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Jung Dong-jin
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Hwang Yoo-sang
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Kim K‐n
Frontec Inc. Sendai Jpn
-
Kim Ki-nam
Advanced Technology Development Semiconductor R & D Div.
-
Lee Jin-woo
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
LEE Sung-Yung
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
KOO Bon-Jae
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
CHUN Yoon-Soo
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
LEE Mi-Hyang
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
SHIN Dong-Won
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
LEE Sang-Eun
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
KIM Byung-Hee
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
KIM Ki-Nam
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
-
Koo Bon-jae
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Lee Sung-yung
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Chun Y‐s
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Lee M‐h
Academia Sinica Taipei Twn
-
Shin Dong-won
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Kim Byung-hee
Technology Development Semiconductor R&d Center Samsung Electronics Co.
-
Kim K‐n
Samsung Electronics Kyungki‐do Kor
-
CHUN Yoon-Soo
Technology Development, Semiconductor R&D Center, Samsung Electronics Co.
関連論文
- Wide-Viewing-Angle Hybrid Aligned Nematic Liquid Crystal Cell Controlled by Complex Electric Field
- Dual Domain Effects on a Homogeneously Aligned Nematic Liquid Crystal Cell Driven by a Fringe-Field
- Two-Stage Control for Container Cranes
- Robust Fuzzy Control of a Three Fin Torpedo
- (23) Robust Fuzzy Control of a Three Fin Torpedo
- Endurance Characteristics and Degradation Mechanism of Polysilicon Thin Film Transistor EEPROMs with Electron Cyclotron Resonance N_2O-Plasma Gate Oxide
- High-Performance EEPROMs Using N- and P-Channel Poly-Si TFTs with ECR N2O-Plasma Oxide
- Effect of Bottom Polysilicon Doping on the Reliability of Interpoly Oxide Grown Using Electron Cyclotron Resonence N_2O-Plasma
- Short Channel Effects in N- and P-Channel Polycrystalline Silicon Thin Film Transistors with Very Thin Electron Cyclotron Resonance N_2O-Plasma Gate Dielectric
- Short-Channel Effects in N- and P-Channel Polysilicon Thin Film Transistors with Very Thin ECR N_2O-Plasma Gate Dielectrics
- Highly Reliable Interpoly Oxide Using ECR N_2O-Plasma for Next Generation Flash Memory
- Programming Characteristics of Phase Change Random Access Memory Using Phase Change Simulations
- Methods of Achieving Compatibility between High-Density Disk and Digital Versatile Disk Using a Bi-aspherical Singlet and a Wavefront Compensation Element
- The Effect of Al/Pt Interface Reaction on Lead-zirconate-titanate Capacitor and the Optimization of Via Contact for Double Metal Ferroelectric RAM
- An Optimized Via Contact Scheme of FeRAM for Double-Level Metallization and Beyond
- Invited Issues for high density MRAM (先端デバイスの基礎と応用に関するアジアワークショップ)
- [Invited] Issues for high density MRAM (AWAD2003 (Asia-Pacific Workshop on Fundamental and Application of Advanced Semiconductor Devices))
- Effect of Nucleation Density on the Morphology of Diamond Thin Films
- BC(Body-Contacted) SOI-CMOS Technology and Its Application to High Density Memory
- Effects of buried oxide stress on thin-film silicon-on-insulator metal-oxide-semiconductor field-effect-transistor
- EVALUATION OF SOI WAFERS USING C-V CHARACTERISTICS OF THIN-FILM MOS CAPACTOR
- EVALUATION OF SOI WAFERS USING C-V CHARACTERISTICS OF THIN-FILM MOS CAPACTOR
- ELFIN (ELevated Field INsulator) and SEP (S/D Elevated by Poly-Si Plugging) Process for Ultra-Thin SOI MOSFETs
- ELFIN (ELevated Field INsulator) and SEP (S/D Elevated by Poly-Si Plugging) Process for Ultra-Thin SOI MOSFETs