Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45 nm Node Devices and Beyond
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a novel shallow trench isolation (STI) process is proposed for 45 nm node technologies and beyond. The major features of this process are the use of a fluorine-doped (F-doped) SiO2 film for gap filling and high-temperature rapid thermal oxidation (HT-RTO) for gate oxidation. Voidless filling of a narrow trench can be realized by F-doped high-density plasma chemical vapor deposition (F-doped HDP-CVD). Moreover, electron mobility degradation caused by STI stress and junction leakage currents can be minimized using F-doped HDP-CVD with HT-RTO. It was also confirmed that compressive stress in the F-doped HDP-CVD sample is smaller in every measurement point around STI than that in the conventional HDP-CVD sample by convergent-beam electron diffraction (CBED). The Si-F bonds in the oxide film play a very important role in stress reduction. By utilizing HT-RTO, Si-F bonds remain and make the SiO2 film in the trench coarse. This technique is a very promising 45 nm node STI scheme with high performance and high reliability.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-04-15
著者
-
ISHIBASHI Masato
Process Technology Development Division, Renesas Technology Corp.
-
HORITA Katsuyuki
Process Technology Development Division, Renesas Technology Corp.
-
KITAZAWA Masashi
Process Technology Development Division, Renesas Technology Corp.
-
IGARASHI Motoshige
Process Technology Development Division, Renesas Technology Corp.
-
KUROI Takashi
Process Technology Development Division, Renesas Technology Corp.
-
EIMORI Takahisa
Process Technology Development Division, Renesas Technology Corp.
-
INUISHI Masahide
Process Technology Development Division, Renesas Technology Corp.
-
Sawada Mahito
Process Development Department Process Technology Development Division Production And Technology Uni
-
Ohji Yuzuru
Process Technology Development Division Renesas Technology Corp.
-
Kobayashi Kiyoteru
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Eimori Takahisa
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Ohji Yuzuru
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Kitazawa Masashi
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Kuroi Takashi
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Horita Katsuyuki
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Sawada Mahito
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Inuishi Masahide
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Kobayashi Kiyoteru
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Kobayashi Kiyoteru
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Ishibashi Masato
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Igarashi Motoshige
Process Technology Development Division, Renesas Technology Corp. 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
関連論文
- A New Divided Deposition Method of TiN Thin Films for MIM Capacitor Applications
- Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45nm Node Devices and Beyond
- Investigation of the Divided Deposition Method of TiN Thin Films for Metal–Insulator–Metal Capacitor Applications
- Suppression of Boron Penetration from Source/Drain-Extension to Improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65-nm Node CMOS and Beyond
- Layout-Independent Transistor with Stress-Controlled and Highly Manufacturable Shallow Trench Isolation Process
- Hydrogen Ion Drift into Underlying Oxides by RF Bias during High-Density Plasma Chemical Vapor Deposition
- Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45 nm Node Devices and Beyond