Investigation of the Divided Deposition Method of TiN Thin Films for Metal–Insulator–Metal Capacitor Applications
スポンサーリンク
概要
- 論文の詳細を見る
TiCl4-based chemical vapor deposition (CVD) of TiN films was studied for the application of the top electrode of TiN/Ta2O5/TiN metal–insulator–metal (MIM) capacitors in embedded dynamic random-access memories (eDRAMs). In order to achieve a low level of capacitor leakage current, TiN-CVD at low deposition temperatures of 450°C or less was effective. At such low deposition temperatures, the resistivity of the TiN films increased rapidly as the film thickness decreased. On the other hand, the density of the anomalous growth substances on the TiN film surfaces was higher for the thicker TiN films. We clarified that these two problems were simultaneously unsolvable by means of the usual TiCl4-based TiN-CVD method. In order to avoid the appearance of these phenomena, we applied the divided TiN deposition method to the top electrode formation of the MIM capacitors. This method consists of several repetitions of the deposition step and a subsequent NH3 annealing step. The low film resistivity (${\sim}1800$ μ$\Omega$ cm) and the low capacitor leakage current were achieved without the anomalous growth by using the divided deposition method at 350°C. It is expected to be a promising method for the top electrode formation of MIM capacitor structures of the eDRAMs.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-11-15
著者
-
YONEDA Masahiro
Process Technology Development Division, Renesas Technology Corp.
-
Okudaira Tomonori
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
SAKASHITA Shinsuke
Process Development Dept., Process Technology Development Div., Production and Technology Unit, Rene
-
HAYASHI Takeshi
Process Development Dept., Process Technology Development Div., Production and Technology Unit, Rene
-
TSUCHIMOTO Junichi
Process Development Dept., Process Technology Development Div., Production and Technology Unit, Rene
-
KOBAYASHI Kiyoteru
Process Development Dept., Process Technology Development Div., Production and Technology Unit, Rene
-
Tsuchimoto Junichi
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Sakashita Shinsuke
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Sakashita Shinsuke
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Yoneda Masahiro
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Yoneda Masahiro
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Kobayashi Kiyoteru
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Hayashi Takeshi
Process Development Dept. Process Technology Development Div. Production And Technology Unit Renesas
-
Okudaira Tomonori
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corporation
-
Sakashita Shinsuke
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corporation
-
TSUCHIMOTO Junichi
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corporation
-
Kobayashi Kiyoteru
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Yoneda Masahiro
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Hayashi Takeshi
Process Development Department, Process Technology Development Division, Production and Technology Unit, Renesas Technology Corporation
関連論文
- Local Bonding Structure of High-Stress Silicon Nitride Film modified by UV Curing for Strained-Silicon Technology beyond 45nm Node SoC Devices
- Low temperature divided CVD technique for TiN metal gate electrodes of p-MISFETs
- A New Divided Deposition Method of TiN Thin Films for MIM Capacitor Applications
- Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45nm Node Devices and Beyond
- Investigation of the Divided Deposition Method of TiN Thin Films for Metal–Insulator–Metal Capacitor Applications
- Diffusion Control Techniques for TiN Stacked Metal Gate Electrodes for p-Type Metal Insulator Semiconductor Field Effect Transistors
- Hydrogen Ion Drift into Underlying Oxides by RF Bias during High-Density Plasma Chemical Vapor Deposition
- Local Bonding Structure of High-Stress Silicon Nitride Film Modified by UV Curing for Strained Silicon Technology beyond 45 nm Node SoC Devices
- Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45 nm Node Devices and Beyond