Dual-Edge-Triggered Flip-Flop-Based High-Level Synthesis with Programmable Duty Cycle
スポンサーリンク
概要
- 論文の詳細を見る
This paper addresses a high-level synthesis (HLS) using dual-edge-triggered flip-flops (DETFFs) as memory elements. In DETFF-based HLS, the duty cycle becomes a manageable resource to improve the timing performance. To utilize the duty cycle radically, a programmable duty cycle (PDC) mechanism is built into this HLS, and captured by a new HLS task named PDC scheduling. As a first step toward DETFF-based HLS with PDC, the execution time minimization problem is formulated for given results of operation scheduling. A linear program is presented to solve this problem in polynomial time. As a next step, simultaneous operation scheduling and PDC scheduling problem for the same objective is tackled. A mixed integer linear programming-based (MILP) approach is presented to solve this problem. The experimental results show that the MILP can reduce the execution time for several benchmarks.
著者
-
Kaneko Mineo
School Of Information Science Japan Advanced Institute Of Science And Technology
-
Inoue Keisuke
Department of Anatomy & Neurobiology, Kyoto Prefectural University of Medicine
関連論文
- Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
- Simultaneous Optimization of Skew and Control Step Assignments in RT-Datapath Synthesis
- Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
- Astroglial Elements in the Suprachiasmatic Nucleus of the Golden Hamster and the Rat : Comparative Morphological Study Using Immunocytochemistry
- A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation
- Morphological Interactions between Glial Fibrillary Acidic Protein (GFAP)-like Immunoreactive Elements and Lutenizing Hormone Releasing Hormone (LHRH)-like Immunoreactive Nerve Endings in the Median Eminence of the Rat : Double Labeling Immunoelectron Mic
- LMS-Based Algorithms with Multi-Band Decomposition of the Estimation Error Applied to System Identification (Special Section on Digital Signal Processing)
- Multi-Band Decomposition of the Linear Prediction Error Applied to Adaptive AR Spectral Estimation
- Reexamination of the Sagara Fauna : Middle Miocene molluscan assemblage from the Sugegaya Formation, Sagara Group, Shizuoka Prefecture, Central Japan
- Adaptive AR Spectral Estimation Based on Wavelet Decomposition of the Linear Prediction Error
- An integer programming formulation for generating high quality transition tests (システムLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- Assignment-Driven Loop Pipeline Scheduling and Its Application to Data-Path Synthesis
- An integer programming formulation for generating high quality transition tests (ディペンダブルコンピューティング・デザインガイア2008--VLSI設計の新しい大地)
- An integer programming formulation for generating high quality transition tests (VLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- A Systematic Design of Fault Tolerant Systolic Arrays Based on Triple Modular Redundancy in Time-Processor Space
- Statistical Analysis Driven Synthesis of Application Specific Asynchronous Systems
- A-3-5 A Heuristic Approach to Detecting Transition Faults at All Circuit Outputs
- Characterization and Computation of Steiner Routing Based on Elmore's Delay Model
- A-1-31 A Note on Sparse Networks Tolerating Random Faults for Cycles(A-1. 回路とシステム, 基礎・境界)
- Preliminary report on Pliocene radiolarians from the Nobori Formation, Tonohama Group, Shikoku, Southwest Japan
- 993 Early to Middle Miocene molluscan fossils from the Megami and Ebie limestones in Shizuoka Prefecture and their implications for the formation of a Miocene coral-algal reef within the Japanese faunal realm
- Batillariid and potamidid gastropods from the Middle Miocene Kukinaga Group, Tanegashima Island, southwest Japan, and their paleobiogeographic implications
- Backward-Data-Direction Clocking and Relevant Optimal Register Assignment in Datapath Synthesis
- Flexible Test Scheduling for an Asynchronous On-Chip Interconnect through Special Data Transfer
- A Formal Approach to Optimal Register Binding with Ordered Clocking for Clock-Skew Tolerant Datapaths
- Dual-Edge-Triggered Flip-Flop-Based High-Level Synthesis with Programmable Duty Cycle
- Framework for Latch-based High-level Synthesis Using Minimum-delay Compensation