A Formal Approach to Optimal Register Binding with Ordered Clocking for Clock-Skew Tolerant Datapaths
スポンサーリンク
概要
- 論文の詳細を見る
The impact of clock-skew on circuit timing increases rapidly as technology scales. As a result, it becomes important to deal with clock-skew at the early stages of circuit designs. This paper presents a novel datapath design that aims at mitigating the impact of clock-skew in high-level synthesis, by integrating margin (evaluated as the maximum number of clock-cycles to absorb clock-skew) and ordered clocking into high-level synthesis tasks. As a first attempt to the proposed datapath design, this paper presents a 0-1 integer linear programming formulation that focuses on register binding to achieve the minimum cost (the minimum number of registers) under given scheduling result. Experimental results show the optimal results can be obtained without increasing the latency, and with a few extra registers compared to traditional high-level synthesis design.
著者
-
Kaneko Mineo
School Of Information Science Japan Advanced Institute Of Science And Technology
-
Inoue Keisuke
Department of Anatomy & Neurobiology, Kyoto Prefectural University of Medicine
-
INOUE Keisuke
Department of Global Information Technology, Kanazawa Technical College
関連論文
- Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
- Simultaneous Optimization of Skew and Control Step Assignments in RT-Datapath Synthesis
- Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
- Astroglial Elements in the Suprachiasmatic Nucleus of the Golden Hamster and the Rat : Comparative Morphological Study Using Immunocytochemistry
- A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation
- Morphological Interactions between Glial Fibrillary Acidic Protein (GFAP)-like Immunoreactive Elements and Lutenizing Hormone Releasing Hormone (LHRH)-like Immunoreactive Nerve Endings in the Median Eminence of the Rat : Double Labeling Immunoelectron Mic
- LMS-Based Algorithms with Multi-Band Decomposition of the Estimation Error Applied to System Identification (Special Section on Digital Signal Processing)
- Multi-Band Decomposition of the Linear Prediction Error Applied to Adaptive AR Spectral Estimation
- Reexamination of the Sagara Fauna : Middle Miocene molluscan assemblage from the Sugegaya Formation, Sagara Group, Shizuoka Prefecture, Central Japan
- Adaptive AR Spectral Estimation Based on Wavelet Decomposition of the Linear Prediction Error
- An integer programming formulation for generating high quality transition tests (システムLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- Assignment-Driven Loop Pipeline Scheduling and Its Application to Data-Path Synthesis
- An integer programming formulation for generating high quality transition tests (ディペンダブルコンピューティング・デザインガイア2008--VLSI設計の新しい大地)
- An integer programming formulation for generating high quality transition tests (VLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- A Systematic Design of Fault Tolerant Systolic Arrays Based on Triple Modular Redundancy in Time-Processor Space
- Statistical Analysis Driven Synthesis of Application Specific Asynchronous Systems
- A-3-5 A Heuristic Approach to Detecting Transition Faults at All Circuit Outputs
- Characterization and Computation of Steiner Routing Based on Elmore's Delay Model
- A-1-31 A Note on Sparse Networks Tolerating Random Faults for Cycles(A-1. 回路とシステム, 基礎・境界)
- Preliminary report on Pliocene radiolarians from the Nobori Formation, Tonohama Group, Shikoku, Southwest Japan
- 993 Early to Middle Miocene molluscan fossils from the Megami and Ebie limestones in Shizuoka Prefecture and their implications for the formation of a Miocene coral-algal reef within the Japanese faunal realm
- Batillariid and potamidid gastropods from the Middle Miocene Kukinaga Group, Tanegashima Island, southwest Japan, and their paleobiogeographic implications
- Backward-Data-Direction Clocking and Relevant Optimal Register Assignment in Datapath Synthesis
- Flexible Test Scheduling for an Asynchronous On-Chip Interconnect through Special Data Transfer
- A Formal Approach to Optimal Register Binding with Ordered Clocking for Clock-Skew Tolerant Datapaths
- Dual-Edge-Triggered Flip-Flop-Based High-Level Synthesis with Programmable Duty Cycle
- Framework for Latch-based High-level Synthesis Using Minimum-delay Compensation