An accurate diagnosis of transition fault clusters based on single fault simulation
スポンサーリンク
概要
- 論文の詳細を見る
The demand for fault diagnosis has increased with the increasing complexity of VLSI devices. Defects that result from process variations may cluster in certain areas. When a large number of defects cluster in an area, diagnosing these defects is a challenging problem because defects frequently exist that are partially or completely dominated by other adjacent defects. The most common approach for modeling delay defects is the transition fault model. We propose a diagnostic method that can handle clusters of transition faults. The experimental results for the full-scan version of the ISCAS'89 benchmark circuits demonstrate the accuracy of the proposed method.
著者
-
Kang Sungho
Dept. Of Electrical & Electronic Eng. Yonsei University
-
PARK Jaeseok
Dept. of Electrical & Electronic Eng., Yonsei University
-
Park Jaeseok
Dept. of Electrical and Electronic Eng., Yonsei University
-
Lim Yoseop
Dept. of Electrical and Electronic Eng., Yonsei University
関連論文
- A Fast IP Address Lookup Algorithm Based on Search Space Reduction
- A Memory-Efficient Pattern Matching with Hardware-Based Bit-Split String Matchers for Deep Packet Inspection
- A Pattern Partitioning Algorithm for Memory-Efficient Parallel String Matching in Deep Packet Inspection
- Selective Scan Slice Grouping Technique for Efficient Test Data Compression
- A Selective Scan Chain Activation Technique for Minimizing Average and Peak Power Consumption
- Grouped Scan Slice Repetition Method for Reducing Test Data Volume and Test Application Time
- A New Built-in Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals
- A Low-Cost BIST Based on Histogram Testing for Analog to Digital Converters
- A New Analog-to-Digital Converter BIST Considering a Transient Zone(Integrated Electroics)
- Efficient Test Generation Using Redundancy Identification
- A Clustered RIN BIST Based on Signal Probabilities of Deterministic Test Sets(Dependable Computing)
- An Efficient IP Address Lookup Scheme Using Balanced Binary Search with Minimal Entry and Optimal Prefix Vector
- An accurate diagnosis of transition fault clusters based on single fault simulation
- A memory-efficient heterogeneous parallel pattern matching scheme in deep packet inspection