Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
スポンサーリンク
概要
- 論文の詳細を見る
For recent and future nanometer-technology VLSIs, static and dynamic delay variations become a serious problem. In many cases, the hold constraint, as well as the setup constraint, becomes critical for latching a correct signal under delay variations. This paper treats the hold constraint in a datapath circuit, and discusses a register assignment in high level synthesis considering delay variations. Our approach to ensure the hold constraint under delay variations is to enlarge the minimum-path delay between registers, which is called minimum-path delay compensation (MDC) in this paper. MDC can be done by inserting delay elements mainly in non-critical paths of a functional unit (FU). One of our contributions is to show that the minimization of the number of minimum-path delay compensated FUs is NP-hard in general, and it is in the class P if the number of FUs is a constant. A polynomial time algorithm for the latter is also shown in this paper. In addition, an integer linear programming (ILP) formulation is also presented. The proposed method generates a datapath having (1) robustness against delay variations, which is ensured partly by MDC technique and partly by SRV-based register assignment, and (2) the minimum possible numbers of MDCs and registers.
著者
-
INOUE Keisuke
School of Information Science, Japan Advanced Institute of Science and Technology
-
KANEKO Mineo
School of Information Science, Japan Advanced Institute of Science and Technology
-
IWAGAKI Tsuyoshi
School of Information Science, Japan Advanced Institute of Science and Technology
関連論文
- Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
- Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
- Novel Register Sharing in Datapath for Structural Robustness against Delay Variation
- Simultaneous Optimization of Skew and Control Step Assignments in RT-Datapath Synthesis
- Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
- A Test Generation Framework using Checker Circuits and its Application to Path Delay Test Generation
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- A Broadside Test Generation Method for Transition Faults in Partial Scan Circuits
- Equivalence of Sequential Transition Test Generation and Constrained Combinational Stuck-at Test Generation
- A Design Scheme for Delay Testing of Controllers Using State Transition Information
- Multi-Band Decomposition of the Linear Prediction Error Applied to Adaptive AR Spectral Estimation
- Adaptive AR Spectral Estimation Based on Wavelet Decomposition of the Linear Prediction Error
- An integer programming formulation for generating high quality transition tests (システムLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- Assignment-Driven Loop Pipeline Scheduling and Its Application to Data-Path Synthesis
- An integer programming formulation for generating high quality transition tests (ディペンダブルコンピューティング・デザインガイア2008--VLSI設計の新しい大地)
- An integer programming formulation for generating high quality transition tests (VLSI設計技術・デザインガイア2008--VLSI設計の新しい大地)
- A Systematic Design of Fault Tolerant Systolic Arrays Based on Triple Modular Redundancy in Time-Processor Space
- Statistical Analysis Driven Synthesis of Application Specific Asynchronous Systems
- A-3-5 A Heuristic Approach to Detecting Transition Faults at All Circuit Outputs
- Characterization and Computation of Steiner Routing Based on Elmore's Delay Model
- A-3-9 Analysis of Fault Coverage under a Power Budget in Scan Testing
- Backward-Data-Direction Clocking and Relevant Optimal Register Assignment in Datapath Synthesis
- Framework for Latch-based High-level Synthesis Using Minimum-delay Compensation