Interconnect Reduction in Binding Procedure of HLS

スポンサーリンク

概要

• 論文の詳細を見る

• This paper focuses on the Port Assignment Problem for Binary Commutative Operators (PAP-BCO) in high-level synthesis. Given a binding of operations and variables, the PAP-BCO pursues to build the connections of registers to functional units with an objective of minimizing the number of interconnections. In this paper, we formulate the PAP-BCO as a vertex partitioning problem on a graph, and propose an exact Integer Linear Programming (ILP) based method and a fast iterative method based on ele- mentary transformations of spanning tree to solve it. Experimental results show that the fast iterative algorithm can get the optimum solutions in 97% runs.

• 一般社団法人電子情報通信学会の論文
• 2012-01-18

著者

• Chen Song

  Graduate School Of Ips Waseda University

• Chen Song

  Graduate School Of Information Production And Systems Waseda University

• Yoshimura T

  Ntt Docomo Inc. Yokohama‐shi Jpn

• Yoshimura Takeshi

  Graduate School Of Ips Waseda University

• Yoshimura Takeshi

  Graduate School Of Fisheries Sciences Hokkaido University

• Cong Hao

  Graduate School of IPS, Waseda University

• Cong Hao

  Graduate School Of Ips Waseda University

• Chen Song

  The Graduate School Of Information Production And Systems Waseda University

• Yoshimura Takeshi

  Graduate School of Engineering, Osaka Prefecture University, Department of Applied Materials Science, 1-1 Gakuen-cho, Sakai, Osaka 599-8531, Japan

関連論文

• Content Delivery Network Architecture for Mobile Streaming Service Enabled by SMIL Modification(CDN Architecture)(Special Issue on Content Delivery Networks)
• Content Distribution Network for Mobile Streaming Media(コンテンツデリバリ技術及び一般)
• SB-14-3 An Effective Diversity Method for IP Soft Handover
• End-to-End Mobility and Robust IP Soft Handover (インターネットコンファレンス2002論文集)
• Multiple-Reference Compression of RTP/UDP/IP Headers for Mobile Multimedia Communications(Special Section on Multi dimensional Mobile Information Networks)
• Structure and morphology of aminopropyltriethoxysilane-modified TiO_2 nano-particles derived from sol-gel processing of tetraethylorthotitanate
• Novel One-pot Sol-Gel Preparation of Amino-functionalized Silica Nanoparticles
• Pulsed-Laser-Deposited YMnO_3 Epitaxial Films with Square Polarization-Electric Field Hysteresis Loop and Low-Temperature Growth
• Lagrangian Relaxation Based Inter-Layer Signal Via Assignment for 3-D ICs
• Max-Flow Scheduling in High-Level Synthesis(VLSI Design Technology and CAD)
• Score Sequence Pair Problems of (r_, r_, r_)-Tournaments : Determination of Realizability(Graph Algorithms,Foundations of Computer Science)
• Nutrient Regeneration at Bottom after a Massive Spring Bloom in a Subarctic Coastal Environment, Funka Bay, Japan
• Change in the water quality in Lake Ohnuma, Hokkaido, Japan: a comparison of 1977 and 1996
• Voltage and Level-Shifter Assignment Driven Floorplanning
• An Engineering Change Orders Design Method Based on Patchwork-Like Partitioning for High Performance LSIs(Logic Synthesis, VLSI Design and CAD Algorithms)
• Timing Optimization Methodology Based on Replacing Flip-Flops by Latches(Logic Synthesis)(VLSI Design and CAD Algorithms)
• A-3-3 A Multilevel Fixed-outline Floorplanning for Large-scale IC Design
• Effects of Oxygen Annealing on Dielectric Properties of LuFeCuO4
• Redundant via Insertion : Removing Design Rule Conflicts and Balancing via Density
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Floorplanning for High Utilization of Heterogeneous FPGAs
• Novel Voltage Choice and Min-Cut Based Assignment for Dual-VDD System
• Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips
• Pulsed-Laser-Deposited YMnO3 Epitaxial Films with Square Polarization-Electric Field Hysteresis Loop and Low-Temperature Growth
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips
• Resource-Aware Multi-Layer Floorplanning for Partially Reconfigurable FPGAs
• Network Simplex Method Based Multiple Voltage Scheduling in Power-Efficient High-Level Synthesis
• Exploration of Schedule Space by Random Walk
• A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition

もっと見る 閉じる

スポンサーリンク