Interconnect Reduction in Binding Procedure of HLS

スポンサーリンク

概要

• 論文の詳細を見る
• 2012-01-18

著者

• Chen Song

  Graduate School Of Information Production And Systems Waseda University

• Cong Hao

  Graduate School of IPS, Waseda University

• Cong Hao

  Graduate School Of Ips Waseda University

• Chen Song

  Graduate School of IPS, Waseda University

• Yoshimura Takeshi

  Graduate School of Engineering, Osaka Prefecture University, Department of Applied Materials Science, 1-1 Gakuen-cho, Sakai, Osaka 599-8531, Japan

関連論文

• Structure and morphology of aminopropyltriethoxysilane-modified TiO_2 nano-particles derived from sol-gel processing of tetraethylorthotitanate
• Novel One-pot Sol-Gel Preparation of Amino-functionalized Silica Nanoparticles
• Lagrangian Relaxation Based Inter-Layer Signal Via Assignment for 3-D ICs
• Max-Flow Scheduling in High-Level Synthesis(VLSI Design Technology and CAD)
• Score Sequence Pair Problems of (r_, r_, r_)-Tournaments : Determination of Realizability(Graph Algorithms,Foundations of Computer Science)
• Nutrient Regeneration at Bottom after a Massive Spring Bloom in a Subarctic Coastal Environment, Funka Bay, Japan
• Voltage and Level-Shifter Assignment Driven Floorplanning
• A-3-3 A Multilevel Fixed-outline Floorplanning for Large-scale IC Design
• Effects of Oxygen Annealing on Dielectric Properties of LuFeCuO4
• Redundant via Insertion : Removing Design Rule Conflicts and Balancing via Density
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Floorplanning for High Utilization of Heterogeneous FPGAs
• Novel Voltage Choice and Min-Cut Based Assignment for Dual-VDD System
• Cluster Generation and Network Component Insertion for Topology Synthesis of Application-Specific Network-on-Chips
• Pulsed-Laser-Deposited YMnO3 Epitaxial Films with Square Polarization-Electric Field Hysteresis Loop and Low-Temperature Growth
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Interconnect Reduction in Binding Procedure of HLS
• Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips
• Resource-Aware Multi-Layer Floorplanning for Partially Reconfigurable FPGAs
• Network Simplex Method Based Multiple Voltage Scheduling in Power-Efficient High-Level Synthesis
• Exploration of Schedule Space by Random Walk
• A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition

もっと見る 閉じる

スポンサーリンク