Dopant Redistribution Effect on Post-Junction Silicide Scheme Shallow Junction and a Proposal of Novel Self-Aligned Silicide Scheme
スポンサーリンク
概要
- 論文の詳細を見る
It is concluded that in a shallow junction of post-junction silicide (PJS) scheme self-aligned silicide (SALICIDE) process, the decrease of impurity concentration at the TiSi_2/Si interface significantly degrades performance of metal oxide semiconductor field effect transistor (MOSFET). It is verified for the first time that this degradation is due to dopant redistribution from Si to TiSi_2 during post-silicidation annealing. Dopant redistribution is strongly confirmed by evaluation of the contact resistance at the TiSi_2/Si interface and analysis of impurity concentration by improved secondary ion mass spectroscopy (SIMS) technique and a two-dimensional process simulation dealing with a SALICIDE process. In order to overcome the dopant redistribution-induced degradation, a novel SALICIDE scheme, doubly source/drain-ion-implanted SALICIDE (DIS), is proposed and concluded to be an alternative to PJS scheme.
- 社団法人応用物理学会の論文
- 1994-01-30
著者
-
Ida Jiro
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
OHTOMO Atsushi
VLSI Research and Development Center, OKI Electric Industry Co., Ltd.
-
Ohtomo A
Oki Electric Ind. Co. Ltd. Tokyo Jpn
-
Ohtomo Atsushi
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
Kita Akio
Vlsi Research & Development Center Oki Electric Industry Co. Ltd.
-
Kita Akio
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
Nishi Kenji
VLSI Research and Development Center, OKI Electric Industry Company, Ltd.
-
Nishi Kenji
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
YONEKAWA Kiyotaka
VLSI Research and Development Center, OKI Electric Industry Co., Ltd.
-
KAI Kazuhiko
VLSI Research and Development Center, OKI Electric Industry Co., Ltd.
-
AIKAWA Izumi
VLSI Research and Development Center, OKI Electric Industry Co., Ltd.
-
Kai Kazuhiko
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
Aikawa Izumi
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
Yonekawa Kiyotaka
Vlsi Research And Development Center Oki Electric Industry Co. Ltd.
-
NISHI Kenji
VLSI Research and Development Center, OKI Electric Industry Co., Ltd.
関連論文
- New Characterization of TiSi_2 Local Wiring Technology and Its Impact on Low Power/High Speed Quarter Micron CMOS
- A New Wide Applicable Mobility Model for Device Simulation Taking Physics-Based Carrier Screening Effects into Account
- A Highly Drivable CMOS Design with Very Narrow Sidewall and Novel Channel Profile for 3.3V High Speed Logic Application (Special Issue on Sub-Half Micron Si Device and Process Technologies)
- Dopant Redistribution Effect on Post-Junction Silicide Scheme Shallow Junction and a Proposal of Novel Self-Aligned Silicide Scheme
- Characterization of Dopant Interdiffusion and Power Reduction on TiSi_2 Local Wiring Technology in Sub-Half-Micron Complementary Metal Oxide Semiconductor
- Influence of Low Dielectric SiOF Film on Metal Oxide Semiconductor Field Effect Transistor Characteristics and Its Impact on Circuit Performance
- Simulation of Stress Redistribution on LOCOS Structure during Oxidation and Subsequent Cooling Down
- Effect of Nitrogen Profile on Tunnel Oxynitride Degradation with Charge Injection Polarity
- Effect of Nitrogen Profile on Tunnel Oxynitride Degradation with Charge Injection Polarity