Strain-Relief Mechanisms of Stepwise Ge composition Multilayer Buffers and High PVCR Si/Si_<1-x>Ge_x ASDQW RTD Formed with Triple-Layer Buffer
スポンサーリンク
概要
- 論文の詳細を見る
- 2004-09-15
著者
-
Suda Yoshiyuki
Faculty Of Technology Tokyo University Of Agriculture And Technology
-
Sano Yoshihiro
Graduate School Of Engineering Tokyo University Of Agriculture And Technology
-
Sano Yoshihiro
Faculty Of Agriculture Hokkaido University
-
Maekawa Hirotaka
Graduate School Of Engineering Tokyo University Of Agriculture And Technology
-
MAEKAWA Hirotaka
Faculty of Technology, Tokyo University of Agriculture and Technology
関連論文
- Fractionation of woody biomass with boiling aqueous acetic acid containing a small amount of mineral acid at atmospheric pressure: Reactivity of arylglycerol - β - aryl ethers in lignins with aqueous acetic acid containing H_2SO_4
- Effects of Oxidation on Electronic States and Photoluminescence Properties of Porous Si
- Surface Structures and Photoluminescence Mechanisms of Porous Si
- Photoemission Study of the Spectral Function of V_2O_3 in Relation to the Recent Quantum Monte Carlo Study
- Si Atomic-Layer Epitaxy Using Thermally Cracked Si_2H_6
- Si Atomic-Layer-Epitaxy Using Thermally-Cracked-Si_2H_6
- Effects of Anodization Current Density on Photoluminescence Properties of Porous Silicon
- Growth Temperature Window and Self-Limiting Process in Sub-Atomic-Layer Epitaxy
- Bidirectional Signal Transmission Circuit Using Single Electron Tunneling Junctions
- Double-Quantum-Well Si_Ge_x/Si Electron Resonant Tunneling Diode with a High Peak-to-Valley Ratio at RT
- Three-Valued Single-Electron Memory Array with Reading Circuits
- Improvement of Operation Reliability at Room Temperature for a Single Electron Pump (Special Issue on Technology Challenges for Single Electron Devices)
- Single Electron Three-Valued Memory Array with Reading Circuits
- Novel Single Electron Logic Circuit Family Constructed with Signal Transmission Structures
- Si_f120Ge_x/Si Triple-Barrier RTD with a Peak-to-Valley Ratio of ≧ 180 at RT Formed Using an Annealed Thin Multilayer Buffer
- Signal Transmission Circuit Using Single Electron Tunneling Junctions
- Memory Function of a SiO_2/β-SiC/Si MIS Diode
- Mechanisms and Growth Characteristics of Si Sub-Atomic-Layer Epitaxy from Si_2H_6
- Room Temperature Oscillation in Si/Si_Ge_x Resonant Tunneling Diode
- Ge Dot Array Formation Using Small Convex Position Anchors
- Strain-Relieving Mechanisms of Thin Double- and Triple-Layer Buffers
- High-PVCR Si/Si_Ge_x Planer-Type Resonant Tunneling Diode Formed with Phosphorous doped Quadruple-layer Buffer
- Strain-Relief Mechanisms of Stepwise Ge composition Multilayer Buffers and High PVCR Si/Si_Ge_x ASDQW RTD Formed with Triple-Layer Buffer
- Cu Fine Line Direct Drawing Using a Scanning Tunneling Microscope-Electroplating (EP-STM) Combination System
- Strain-Relieving Mechanisms of Thin Double- and Triple-Layer Buffers