Low Damage In-Situ Contact Cleaning Method by a Highly Dense and Directional ECR Plasma
スポンサーリンク
概要
- 論文の詳細を見る
- 1995-08-21
著者
-
Park I.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
LEE S.
Semiconductor R&D Center, Samsung Electronics Co., Ltd.
-
Lee M.
Semiconductor R&d Center Samsung Electronics Co Ltd.
-
Lee M.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Lee S.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Lee H.-D.
Semiconductor R&D center, Samsung Electronics, Co. Ltd.
-
Wee Y.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Lee H.-d.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Choi G.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
Park C.
Semiconductor R&d Center Samsung Electronics Co. Ltd.
-
YOON M.
Semiconductor R&D center, Samsung Electronics, Co. Ltd.
-
OH K.
Semiconductor R&D center, Samsung Electronics, Co. Ltd.
-
Lee S.
Semiconductor Advanced Research Div. Hyundai Electronics Industries Co.
-
LEE S.
Semiconductor R&D center, Samsung Electronics, Co. Ltd.
関連論文
- A Technology for Suppressing Inter-Layer Dielectric Crack in a High Density DRAM
- Inter-Layer Dielectric Reliability on 1GDRAM with COB Structure
- Enhanced Via Reliability By Al-Reflow For Multi-Level Metallization
- Current Development Status and Future Challenge of FeRAM Technologies
- Vacuum Bonding for the Fabrication of PBSOI
- Elimination of Al Line and Via Resistance Degradation under HTS Test in the Application of F-Doped Oxide as Intermetal Dielectrics
- The Device Degradation Due to Contamination from STI Filling Material
- Low Damage In-Situ Contact Cleaning Method by a Highly Dense and Directional ECR Plasma
- High Performance Buried Channel-pFETs Using Elevated Source/Drain Structure with Self-Aligned Epitaxial Silicon Sliver (SESS)
- Optimization of Process Conditions for Quarter Micron Recessed Poly-Si Spacer LOCOS (RPSL) Isolation
- THE INFLUENCE OF INTEGRATION PROCESS ON THE IMPRINT IN PT-PZT-PT FERROELECTRIC CAPACITORS