DFT Timing Design Methodology for Logic BIST

スポンサーリンク

概要

論文の詳細を見る
2003-12-01

著者

関連論文

Deterministic Built-in Test for Logic Circuits Having Multiple Clocks
High Quality Delay Test Generation Based on Multiple-Threshold Gate-Delay Fault Model(Special Issue on Test and Verification of VLSI)
Deterministic Built-in Test with Neighborhood Pattern Generator
A MINIMIZATION METHOD FOR COMPUTING PARAMETER BOUNDS IN AN INTERVAL VALUED LINEAR REGRESSION MODEL USING INTERVAL ANALYSIS(Theory and Applications)
Multidimensional Global Optimization Using Interval Slopes(Numerical Analysis and Optimization)
Technique to Diagnose Open Defects that Takes Coupling Effects into Consideration(Dependable Computing)
Application of High Quality Built-in Test Using Neighborhood Pattern Generator to Industrial Designs(Test)(VLSI Design and CAD Algorithms)
DFT Timing Design Methodology for Logic BIST(Timing Verification and Test Generation)(VLSI Design and CAD Algorithms)
DFT Timing Design Methodology for Logic BIST
Estimation of Subsurface Fracture Roughness by Polarimetric Borehole Radar(Special Issue on Problems of Random Scattering and Electromagnetic Wave Sensing)
Estimation of Delay Test Quality and Its Application to Test Generation

もっと見る

スポンサーリンク