Jung Han-a-reum | School Of Eecs Kyungpook National University
スポンサーリンク
概要
関連著者
-
Jung Han-a-reum
School Of Eecs Kyungpook National University
-
Lee Jong-ho
School Of Eecs Engineering Kyungpook National University
-
Lee Jong-Ho
School of EECS and ISRC, Seoul National University, Seoul 151-742, Korea
-
Lee Jong-ho
School Of Electrical Engineering Wonkwang University
-
Han Kyoung-rok
School Of Electrical Engineering And Computer Science Kyungpook National Univ.
-
Lee Jong-ho
School Of Electronic Engineering Daegu University Jillyang
-
PARK Ki-Heung
School of Electrical Engineering and Computer Science, Kyungpook National Univ.
-
Park Ki-heung
School Of Eecs Kyungpook National University
-
Kwon Hyuck-in
School Of Eecs Kyungpook National University
-
HAN Kyoung-Rok
School of Electrical Engineering and Computer Science, Kyungpook National Univ.
-
Jung Han-a-reum
School Of Electrical Engineering Computer Science Kyungpook National University In Daegu
-
KIM Young-Min
School of Electrical Engineering Computer Science, Kyungpook National University in Daegu
-
Lee Jong-ho
School Of Electrical Engineering Computer Science Kyungpook National University In Daegu
-
Lee Jong‐ho
School Of Electrical Engineering Computer Science Kyungpook National University In Daegu
-
Lee Jong‐ho
Samsung Electronics Company Ltd.
-
Kim Young-min
School Of Electrical Engineering Computer Science Kyungpook National University In Daegu
-
Han Kyoung-rok
School Of Electrical Engineering Computer Science Kyungpook National University In Daegu
-
Jung Han‐a‐reum
Kyungpook National Univ. Daegu Kor
-
Lee Jong-Ho
School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu 702-701, Korea
-
Han Kyoung-Rok
School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu 702-701, Korea
-
Jung Han-A-Reum
School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu 702-701, Korea
著作論文
- Characteristics of Locally-Separated Channel FinFETs with Non-Overlapped Source/Drain to Gate for Sub-50nm DRAM Cell Transistors(Session2: Silicon Devices I)
- Characteristics of Locally-Separated Channel FinFETs with Non-Overlapped Source/Drain to Gate for Sub-50nm DRAM Cell Transistors(Session2: Silicon Devices I)
- Device Design of SONOS Flash Memory Cell with Saddle Type Channel Structure
- Device design of SONOS flash memory cell with saddle type channel structure (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Device design of SONOS flash memory cell with saddle type channel structure (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- Band-to-Band Hot-hole Erase Characteristics of 2-Bit/cell NOR-type Silicon–Oxide–Nitride–Oxide–Silicon Flash Memory Cell with Spacer-type Storage Node on Recessed Channel Structure
- Length Effect of Spacer-Type Storage Node in High-Density 2-bit/Cell Silicon–Oxide–Nitride–Oxide–Silicon NOR Flash Cell Based on Recessed Channel Structure