Zero Additional Process, Local Charge Trap, Embedded Flash Memory with Drain-Side Assisted Erase Scheme Using Minimum Channel Length/Width Standard Complemental Metal--Oxide--Semiconductor Single Transistor Cell
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes for the first time the completely complemental metal--oxide--semiconductor (CMOS) compatible embedded flash memory with the small cell size as well as the lowest process cost. The single transistor cell with the minimum channel length and width realizes the ideal smallest cell. The non-volatile memory operation is realized with locally injected electrons at the drain-edge by the hot electron injection. This paper also proposes the novel forward-bias assisted erase. The proposed memory is experimentally demonstrated with the 65 nm standard CMOS process without additional process or mask. The cell size is 10F2 with the 65 nm CMOS logic design rule. The excellent reliability such as 100-times program/erase endurance, 10-year data retention and high immunity to the read/program/erase disturb is also experimentally demonstrated. The proposed cell is the ideal candidate for the code-storage embedded non-volatile memories in system-on-chip and microcontroller unit.
- 2012-04-25
著者
-
Takeuchi Ken
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo, Tokyo 113-8656, Japan
-
Takeuchi Ken
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Bunkyo, Tokyo 113-8656, Japan
-
Miyaji Kousuke
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Bunkyo, Tokyo 113-8656, Japan
-
Miyaji Kousuke
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo, Tokyo 113-8656, Japan
-
Shinozuka Yasuhiro
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Bunkyo, Tokyo 113-8656, Japan
-
Takeuchi Ken
Department of Electrical Engineering and Information Systems, Chuo University, Bunkyo, Tokyo 112-8551, Japan
関連論文
- Activated peripheral blood mononuclear cells detected in lupus patients using cDNA coding for proliferating cell nuclear antigen
- Anti-Ki antibodies recognize an epitope homologous with SV40 nuclear localization signal : clinical signifficance and reactivities in various immunoassays
- Renal Tubular Apoptosis after Release of Ureteral Obstruction in the Rat Kidney
- Non-volatile Random Access Memory and NAND Flash Memory Integrated Solid-State Drives with Adaptive Codeword Error Correcting Code for 3.6 Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction
- An Uncommon Case of Simultaneous Malignant Tumors. Bronchioloalveolar Cancer and Ewing's Sarcoma in a 17-Year-Old Girl : Report of a Case
- Analysis of autoantibodies to cell cycle-assosiated antigens
- A 0.5-V Six-Transistor Static Random Access Memory with Ferroelectric-Gate Field Effect Transistors
- 64kbit Ferroelectric-Gate-Transistor-Integrated NAND Flash Memory with 7.5V Program and Long Data Retention (Special Issue : Solid State Devices and Materials (2))
- Zero Additional Process, Local Charge Trap, Embedded Flash Memory with Drain-Side Assisted Erase Scheme Using Minimum Channel Length/Width Standard Complemental Metal--Oxide--Semiconductor Single Transistor Cell
- Scaling Trends and Tradeoffs between Short Channel Effect and Channel Boosting Characteristics in Sub-20 nm Bulk/Silicon-on-Insulator NAND Flash Memory
- Endurance Enhancement and High Speed Set/Reset of 50 nm Generation HfO2 Based Resistive Random Access Memory Cell by Intelligent Set/Reset Pulse Shape Optimization and Verify Scheme
- A 1.2 V Power Supply, 2.43 Times Power Efficient, Adaptive Charge Pump Circuit with Optimized Threshold Voltage at Each Pump Stage for Ferroelectric-NAND Flash Memories
- Forward and Reverse Biasing in Resistive Memories for Fast, Disturb-Free Read, and Verify
- 3x Write and 5x Read Speed Increase for RRAM with Disturb Free Bipolar Operation