Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs
スポンサーリンク
概要
- 論文の詳細を見る
We propose low-power techniques for wireless three-dimensional Network-on-Chips (wireless 3-D NoCs), in which the connections among routers on the same chip are wired while the routers on different chips are connected wirelessly using inductive-coupling. The proposed low-power techniques stop the clock and power supplies to the transmitter of the wireless vertical links only when their utilizations are higher than the threshold. Meanwhile, the whole wireless vertical link will be shut down when the utilization is lower than the threshold in order to reduce the power consumption of wireless 3-D NoCs. This paper uses an on-demand method, in which the dormant data transmitter or the whole vertical link will be activated as long as a flit comes. Full-system many-core simulations using power parameters derived from a real chip implementation show that the proposed low-power techniques reduce the power consumption by 23.4%-29.3%, while the performance overhead is less than 2.4%.
著者
-
Amano Hideharu
Graduate School Of Science And Technology Keio University
-
Matsutani Hiroki
Graduate School of Information Science and Technology, The University of Tokyo
-
ZHANG Hao
Graduate School of Information, Production and System, Waseda University
-
TAKE Yasuhiro
Graduate School of Science and Technology, Keio University
-
MATSUTANI Hiroki
Graduate School of Science and Technology, Keio University
-
KURODA Tadahiro
Graduate School of Science and Technology, Keio University
-
ZHANG Hao
Graduate School of Science and Technology, Keio University
関連論文
- Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
- Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
- An On/Off Link Regulation for Low-Power InfiniBand
- A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
- A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processors
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (システムLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (VLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (コンピュータシステム)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (リコンフィギャラブルシステム)
- A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors
- Adaptive Data Compression on 3D Network-on-Chips
- Adaptive Data Compression on 3D Network-on-Chips
- Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
- Self-Cascode MOSFET with a Self-Biased Body Effect for Ultra-Low-Power Voltage Reference Generator
- Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs