A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (リコンフィギャラブルシステム)
スポンサーリンク
概要
- 論文の詳細を見る
Task preemption is a critical mechanism for building an effective multi-tasking environment on dynamically reconfigurable processors. When being preempted, necessary state information in register files and internal memories must be correctly preserved in order for the task to be resumed later. This paper aims at studying an efficient method for extracting and restoring state data of a hardware task with low latency penalty. Specifically, we develop algorithms to insert and refine preemption states subject to user-specified preemption latency and resource overhead constraints. Modification steps are incorporated into the system design flow. Performance degradation is minimized by allowing preemption only at predefined points where demanded resources are small. The evaluation result using a model based on NEC Electronics DRP-1 shows that the proposed method could generate a list of appropriate preemption points satisfying a given preemption latency with the reasonable hardware overhead (from 6% to 14%).
- 2008-01-10
著者
-
Amano Hideharu
Graduate School Of Science And Technology Keio University
-
Manh Tuan
Graduate School Of Science And Technology Keio University
関連論文
- Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
- Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
- An On/Off Link Regulation for Low-Power InfiniBand
- A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
- A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processors
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (システムLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (VLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (コンピュータシステム)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (リコンフィギャラブルシステム)
- A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors
- Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
- Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs