Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
スポンサーリンク
概要
- 論文の詳細を見る
Computational Fluid Dynamics (CFD) is used as a common design tool in the aerospace industry. UPACS, a package for CFD, is convenient for users, since a customized simulator can be built just by selecting desired functions. The problem is its computation speed, which is difficult to enhance by using the clusters due to its complex memory access patterns. As an economical solution, accelerators using FPGAs are hopeful candidate. However, the total scale of UPACS is too large to be implemented on small numbers of FPGAs. For cost efficient implementation, partial reconfiguration which dynamically loads only required functions is proposed in this paper. Here, the MUSCL scheme, which is used frequently in UPACS, is selected as a target. Partial reconfiguration is applied to the flux limiter functions (FLF) in MUSCL. Four FLFs are implemented for Turbulence MUSCL (TMUSCL) and eight FLFs are for Convection MUSCL (CMUSCL). All FLFs are developed independently and separated from the top MUSCL module. At start-up, only required FLFs are selected and deployed in the system without interfering the other modules. This implementation has successfully reduced the resource utilization by 44% to 63%. Total power consumption also reduced by 33%. Configuration speed is improved by 34-times faster as compared to full reconfiguration method. All implemented functions achieved at least 17 times speed-up performance compared with the software implementation.
著者
-
Amano Hideharu
Graduate School Of Science And Technology Keio University
-
ABU TALIP
Graduate School of Science and Technology, Keio University
-
AKAMINE Takayuki
Graduate School of Science and Technology, Keio University
-
OSANA Yasunori
Department of Electrical and Electronics Engineering, University of the Ryukyus
-
FUJITA Naoyuki
Japan Aerospace Exploration Agency (JAXA)
関連論文
- Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
- Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
- An On/Off Link Regulation for Low-Power InfiniBand
- A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
- A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processors
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (システムLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (VLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (コンピュータシステム)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (リコンフィギャラブルシステム)
- A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors
- Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
- Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs
- Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA