A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processors
スポンサーリンク
概要
- 論文の詳細を見る
Task preemption is a critical mechanism for building an effective multi-tasking environment on dynamically reconfigurable processors. When a task is preempted, its necessary state information must be correctly preserved in order for the task to be resumed later. Not only do coarse-grained Dynamically Reconfigurable Processing Array (DRPAs) devices have different architectures using a variety of development tools, but the great amount of state data of hardware tasks executing on such devices are usually distributed on many different storage elements. To address these difficulties, this paper aims at studying a general method for capturing the state data of hardware tasks targeting coarse-grained DRPAs. Based on resource usage, algorithms for identifying preemption points and inserting preemption states subject to user-specified preemption latency are proposed. Moreover, a modification to automatically incorporate proposed steps into the system design flow is also discussed. The performance degradation caused by additional preemption states is minimized by allowing preemption only at predefined points where demanded resources are small. The evaluation result using a model based on NEC Electronics DRP-1 shows that the proposed method can produce preemption points satisfying a given preemption latency with reasonable hardware overhead (from 6% to 15%).
- 2008-12-01
著者
-
Amano Hideharu
Graduate School Of Science And Technology Keio University
-
Tuan Vu
Graduate School Of Science And Technology Keio University
関連論文
- Evaluation of a multicore reconfigurable architecture (VLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (システムLSI設計技術)
- Evaluation of a multicore reconfigurable architecture (リコンフィギャラブルシステム)
- Evaluation of a multicore reconfigurable architecture (コンピュータシステム)
- An On/Off Link Regulation for Low-Power InfiniBand
- A temporal correlation based port combination methodology for application-specific networks-on-chip on FPGAs (計算機アーキテクチャ・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
- A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processors
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (システムLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (VLSI設計技術)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (コンピュータシステム)
- A method for saving and restoring context data of hardware tasks on the dynamically reconfigurable processor (リコンフィギャラブルシステム)
- A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors
- Partial Reconfiguration of Flux Limiter Functions in MUSCL Scheme Using FPGA
- Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs