A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a unified VLSI architecture which can be applied to various types of transforms used in MPEG-2/4, H.264, VC-1, AVS and the emerging new video coding standard named HEVC (High Efficiency Video Coding). A novel design named configurable butterfly array (CBA) is also proposed to support both the forward transform and the inverse transform in this unified architecture. Hadamard transform or 4/8-point DCT/IDCT are used in traditional video coding standards while 16/32-point DCT/IDCT are newly introduced in HEVC. The proposed architecture can support all these transform types in a unified architecture. Two levels (architecture level and block level) of hardware sharing are adopted in this design. In the architecture level, the forward transform can share the hardware resource with the inverse transform. In the block level, the hardware for smaller size transform can be recursively reused by larger size transform. The multiplications of 4 or 8-point transform are implemented with Multiplierless MCM (Multiple Constant Multiplication). In order to reduce the hardware overhead, the multiplications of 16/32 point DCT are implemented with ICM (input-muxed constant multipliers) instead of MCM or regular multipliers. The proposed design is 51% more area efficient than previous work. To the author's knowledge, this is the first published work to support both forward and inverse 4/8/16/32-point integer transform for HEVC standard in a unified architecture.
著者
-
Fan Yibo
State Key Lab Of Asic And System Fudan University
-
Shen Weiwei
State Key Lab Of Asic And System Fudan University
-
Shen Sha
State Key Lab of ASIC and System, Fudan University
-
ZENG Xiaoyang
State Key Lab of ASIC & System, Fudan University
関連論文
- A Novel Five-Point Algorithm of Phase Noise Cancellation in DTMB(Digital Signal Processing)
- A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue
- A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder
- Optimized 2-D SAD Tree Architecture of Integer Motion Estimation for H.264/AVC
- Efficient Iterative Frequency Domain Equalization for Single Carrier System with Insufficient Cyclic Prefix
- A High Speed Reconfigurable Face Detection Architecture Based on AdaBoost Cascade Algorithm
- A Flexible LDPC Decoder Architecture Supporting TPMP and TDMP Decoding Algorithms
- A 64Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K × 2K Applications
- An 8×8/4×4 Adaptive Hadamard Transform Based FME VLSI Architecture for 4K×2K H.264/AVC Encoder
- A 64×32bit 4-read 2-write low power and area efficient register file in 65nm CMOS
- A 64 Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K×2K Applications
- Efficient Implementation of OFDM Inner Receiver on a Programmable Multi-Core Processor Platform
- A Fully Programmable Reed-Solomon Decoder on a Multi-Core Processor Platform
- Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65nm CMOS
- A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design
- A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC
- Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm