Efficient Iterative Frequency Domain Equalization for Single Carrier System with Insufficient Cyclic Prefix
スポンサーリンク
概要
- 論文の詳細を見る
In this letter we present efficient iterative frequency domain equalization for single-carrier (SC) transmission systems with insufficient cyclic prefix (CP). Based on minimum mean square error (MMSE) criteria, iterative decision feedback frequency domain equalization (IDF-FDE) combined with cyclic prefix reconstruction (CPR) is derived to mitigate inter-symbol interference (ISI) and inter-carrier interference (ICI). Computer simulation results reveal that the proposed scheme significantly improves the performance of SC systems with insufficient CP compared with previous schemes.
- 2011-07-01
著者
-
Chen Yun
State Key Lab. Of Asic And System Department Of Microelectronics Fudan University
-
Zeng Xiaoyang
State Key Lab. Of Asic And System Department Of Microelectronics Fudan University
-
Chen Yun
State Key Laboratory Of Asic And System Department Of Microelectronics Fudan University
-
Zeng Xiaoyang
State Key Laboratory Of Asic And System Department Of Microelectronics Fudan University
-
Bao Dan
State Key Laboratory Of Asic And System Department Of Microelectronics Fudan University
-
Zeng Xiaoyang
State Key Lab. Of Asic & System Fudan University
-
Bao Dan
State Key Lab. Of Asic And System Fudan University
-
Wu Chuan
State Key Lab. Of Asic And System Fudan University
-
Zeng Xiaoyang
State Key Lab Of Asic And System Fudan University
-
ZENG Xiaoyang
State Key Lab of ASIC & System, Fudan University
-
CHEN Yun
State Key Lab of ASIC & System, Fudan University
関連論文
- A Novel Five-Point Algorithm of Phase Noise Cancellation in DTMB(Digital Signal Processing)
- A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue
- A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder
- Optimized 2-D SAD Tree Architecture of Integer Motion Estimation for H.264/AVC
- Efficient Iterative Frequency Domain Equalization for Single Carrier System with Insufficient Cyclic Prefix
- A Scalable and Reconfigurable Fault-Tolerant Distributed Routing Algorithm for NoCs
- A High Speed Reconfigurable Face Detection Architecture Based on AdaBoost Cascade Algorithm
- A Flexible LDPC Decoder Architecture Supporting TPMP and TDMP Decoding Algorithms
- A 64Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K × 2K Applications
- An 8×8/4×4 Adaptive Hadamard Transform Based FME VLSI Architecture for 4K×2K H.264/AVC Encoder
- A 64×32bit 4-read 2-write low power and area efficient register file in 65nm CMOS
- A 64 Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K×2K Applications
- An Area-Efficient Reconfigurable LDPC Decoder with Conflict Resolution
- Efficient Implementation of OFDM Inner Receiver on a Programmable Multi-Core Processor Platform
- A Fully Programmable Reed-Solomon Decoder on a Multi-Core Processor Platform
- A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design
- A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC
- Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm