A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a high performance design for Context-Based Adaptive Variable Length Coding (CAVLC) used in the H.264/AVC standard. A two-stage encoder is proposed to make the scan and encode stage work simultaneously. The scan engine scans four coefficients at each cycle. Parallel encoder for four “levels” and parallel encoder for four “Run_before” are adopted to accelerate the encode engine. Only 120 cycles at most are needed to process one MB. The proposed CAVLC encoder can support 4Kx2K@60fps (frame per second) real-time encoding at 250MHz and the gate count is about 32k.
著者
-
Fan Yibo
State Key Lab Of Asic And System Fudan University
-
Zeng Xiaoyang
State Key Lab Of Asic And System Fudan University
-
Zhong Huibo
State Key Lab of ASIC and System, Fudan University
-
Shen Sha
State Key Lab of ASIC and System, Fudan University
-
ZENG Xiaoyang
State Key Lab of ASIC & System, Fudan University
関連論文
- A Novel Five-Point Algorithm of Phase Noise Cancellation in DTMB(Digital Signal Processing)
- A Cost-Efficient LDPC Decoder for DVB-S2 with the Solution to Address Conflict Issue
- A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder
- Optimized 2-D SAD Tree Architecture of Integer Motion Estimation for H.264/AVC
- Efficient Iterative Frequency Domain Equalization for Single Carrier System with Insufficient Cyclic Prefix
- A Scalable and Reconfigurable Fault-Tolerant Distributed Routing Algorithm for NoCs
- A High Speed Reconfigurable Face Detection Architecture Based on AdaBoost Cascade Algorithm
- A Flexible LDPC Decoder Architecture Supporting TPMP and TDMP Decoding Algorithms
- A 64Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K × 2K Applications
- An 8×8/4×4 Adaptive Hadamard Transform Based FME VLSI Architecture for 4K×2K H.264/AVC Encoder
- A 64×32bit 4-read 2-write low power and area efficient register file in 65nm CMOS
- A 64 Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4K×2K Applications
- Efficient Implementation of OFDM Inner Receiver on a Programmable Multi-Core Processor Platform
- A Fully Programmable Reed-Solomon Decoder on a Multi-Core Processor Platform
- Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65nm CMOS
- A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design
- A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC
- Design Approach and Implementation of Application Specific Instruction Set Processor for SHA-3 BLAKE Algorithm