A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,<Special Section>Reconfigurable Systems)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a self-reconfigurable adaptive FIR filter system design using dynamic partial reconfiguration, which has flexibility, power efficiency, advantages of configuration time allowing dynamically inserting or removing adaptive FIR filter modules. This self-reconfigurable adaptive FIR filter is responsible for providing the best solution for realization and autonomous adaptation of FIR filters, and processes the optimal digital signal processing algorithms, which are the low-pass, band-pass and high-pass filter algorithms with various frequencies, for noise removal operations. The proposed stand-alone self-reconfigurable system using Xilinx Virtex4 FPGA and Compact-Flash memory shows the improvement of configuration time and flexibility by using the dynamic partial reconfiguration techniques.

• 社団法人電子情報通信学会の論文
• 2007-12-01

著者

• Choi Chang-seok

  School Of Information And Communication Engineering Inha University

• LEE Hanho

  School of Information and Communication Engineering, Inha University

• Lee Hanho

  Inha Univ. Incheon Kor

• Lee Hanho

  School Of Information And Communication Engineering Inha University

• Choi Chang‐seok

  Inha Univ. Incheon Kor

• Lee Hanho

  School Of Information And Communication Engineering Inha Univ.

関連論文

• A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,Reconfigurable Systems)
• A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
• A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders
• Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
• High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications
• A High-Speed Two-Parallel Radix-2^4 FFT/IFFT Processor for MB-OFDM UWB Systems
• Power-Aware Scalable Pipelined Booth Multiplier(VLSI Design Technology and CAD)
• High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
• Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications

スポンサーリンク