A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
This paper investigates a design and performance of 4-parallel MB-OFDM UWB receiver. The performance of the proposed MB-OFDM UWB receiver using a 4-parallel synchronization structure is degraded by 0.25dB compared with that of a receiver using a 1-parallel synchronization structure in the maximum frequency/sampling clock offset tolerance in an AWGN channel. Considering other impairments, including imperfect synchronization algorithms, the effect of quantization error by the 4-parallel synchronization structure is negligible in a multi-path channel environment as well as in an AWGN channel, as identified in simulation results.
- 社団法人電子情報通信学会の論文
- 2007-03-01
著者
-
PACK Jeong-Ki
Department of Radio Sciences and Engineering, Chungnam National University
-
Pack Jeong-ki
Department Of Radio Science & Engineering Chungnam National University
-
Shin Cheol-ho
Wireless Home Network Research Team Electronics And Telecommunications Research Institute (etri)
-
LEE Hanho
School of Information and Communication Engineering, Inha University
-
CHOI Sangsung
Wireless Home Network Research Team, Electronics and Telecommunications Research Institute (ETRI)
-
Lee Hanho
School Of Information And Communication Engineering Inha University
-
Choi Sangsung
Wireless Home Network Research Team Electronics And Telecommunications Research Institute (etri)
-
Lee Hanho
School Of Information And Communication Engineering Inha Univ.
関連論文
- Two-Dimensional Electrophoretic Analysis of Radio Frequency Radiation-Exposed MCF7 Breast Cancer Cells
- A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,Reconfigurable Systems)
- A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
- A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders
- Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
- High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications
- A High-Speed Two-Parallel Radix-2^4 FFT/IFFT Processor for MB-OFDM UWB Systems
- Power-Aware Scalable Pipelined Booth Multiplier(VLSI Design Technology and CAD)
- Effect of Head Size for Cellular Telephone Exposure on EM Absorption
- High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
- Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications