Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a low-complexity multi-mode fast Fourier transform (FFT) processor for Digital Video Broadcasting-Terrestrial 2 (DVB-T2) systems. DVB-T2 operations need 1K/2K/4K/8K/16K/32K-point multiple mode FFT processors. The proposed architecture employs pipelined shared-memory architecture in which radix-2/22/23/24 FFT algorithms, multi-path delay commutator (MDC), and a novel data scaling approach are exploited. Based on this architecture, a novel low-cost data scaling unit is proposed to increase area efficiency, and an elaborate memory configuration scheme is designed to make single-port SRAM without degrading throughput rate. Also, new scheduling method of twiddle factor is proposed to reduce the area. The SQNR performance of 32K-point FFT mode is about 45.3dB at 11-bit internal word length for 256QAM modulation. The proposed FFT processor has a lower hardware complexity and memory size compared to conventional FFT processors.
- 2011-11-01
著者
-
Lee Hanho
School Of Information And Communication Engineering Inha Univ.
-
JUNG Kisun
School of Information and Communication Engineering, Inha University
関連論文
- A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,Reconfigurable Systems)
- A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
- A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders
- Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
- High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications
- A High-Speed Two-Parallel Radix-2^4 FFT/IFFT Processor for MB-OFDM UWB Systems
- High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
- Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications