High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a high-speed Forward Error Correction (FEC) architecture based on concatenated Bose-Chaudhuri-Hocquenghem (BCH) for 100-Gb/s optical communication systems. The concatenated BCH code consists of BCH(3860, 3824) and BCH(2040, 1930), which provides 7.98dB net coding gain at 10-12 corrected bit error rate. The proposed BCH decoder features a low-complexity key equation solver using an error-locator computation RiBM (ECRiBM) algorithm and its architecture. The proposed concatenated BCH-based Super-FEC architecture has been implemented in 90-nm CMOS standard cell technology with a supply voltage of 1.1V. The implementation results show that the proposed architecture can operate at a clock frequency of 400MHz and has a throughput of 102.4-Gb/s for 90-nm CMOS technology.

• （社）電子情報通信学会の論文
• 2010-04-01

著者

• Lee Hanho

  School Of Information And Communication Engineering Inha University

• YOON Sangho

  School of Information and Communication Engineering, Inha University

• LEE Kihoon

  School of Information and Communication Engineering, Inha University

• Lee Kihoon

  School Of Information And Communication Engineering Inha University

• Yoon Sangho

  School Of Information And Communication Engineering Inha University

• Lee Hanho

  School Of Information And Communication Engineering Inha Univ.

関連論文

• A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,Reconfigurable Systems)
• A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
• A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders
• Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
• High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications
• A High-Speed Two-Parallel Radix-2^4 FFT/IFFT Processor for MB-OFDM UWB Systems
• Power-Aware Scalable Pipelined Booth Multiplier(VLSI Design Technology and CAD)
• An Advancing Front Meshing Algorithm Using NURBS for Semiconductor Process Simulation (Special lssue on SISPAD'99)
• High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
• Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications

スポンサーリンク