High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a high-throughput low-complexity four-parallel Reed-Solomon (RS) decoder for high-rate WPAN systems. Four-parallel processing is used to achieve 12-Gbps data throughput and low hardware complexity. Also, the proposed pipelined folded Degree-Computationless Modified Euclidean (fDCME) algorithm is used to implement the key equation solver (KES) block, which provides low hardware complexity for the RS decoder. The proposed four-parallel RS decoder is implemented 90-nm CMOS technology optimized for a 1.2V supply voltage. The implementation result shows that the proposed RS decoder can be operated at a clock frequency of 400MHz and has a data throughput 12.8-Gbps. The proposed four-parallel RS decoder architecture has high data processing rate and low hardware complexity. Therefore it can be applied in the FEC devices for next-generation high-rate WPAN systems with data rate of 10-Gbps and beyond.
- 2011-05-01
著者
-
Choi Chang-seok
School Of Information And Communication Engineering Inha University
-
Lee Hanho
School Of Information And Communication Engineering Inha University
-
Ahn Hyo-jin
School Of Information And Communication Engineering Inha University
-
Lee Hanho
School Of Information And Communication Engineering Inha Univ.
関連論文
- A Self-Reconfigurable Adaptive FIR Filter System on Partial Reconfiguration Platform(Reconfigurable System and Applications,Reconfigurable Systems)
- A Design and Performance of 4-Parallel MB-OFDM UWB Receiver(Wireless Communication Technologies)
- A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders
- Low Complexity Filter Architecture for ATSC Terrestrial Broadcasting DTV Systems
- High-Speed Two-Parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications
- A High-Speed Two-Parallel Radix-2^4 FFT/IFFT Processor for MB-OFDM UWB Systems
- Power-Aware Scalable Pipelined Booth Multiplier(VLSI Design Technology and CAD)
- High-Throughput Low-Complexity Four-Parallel Reed-Solomon Decoder Architecture for High-Rate WPAN Systems
- Low-Complexity Multi-Mode Memory-Based FFT Processor for DVB-T2 Applications