The Effect of Band Gap Narrowing and Two-Dimensional Grain on High-Temperature Properties of Polysilicon Emitter Bipolar Junction Transistors
スポンサーリンク
概要
- 論文の詳細を見る
A two-dimensional model with grain boundary traps for polycrystalline silicon is used in this study to analyze the temperature effects of polysilicon emitter bipolar junction transistors (PEBJTs). The base current, the collector current, and the bandgap narrowing of the transistor have been examined in the temperature range of 25℃ to 150℃. The experimental results agreed well with the theoretical simulations.
- 社団法人応用物理学会の論文
- 1999-08-15
著者
-
Gong Jeng
Department Of Electrical Engineer National Tsing Hua University
-
Gong Jeng
Department Of Electrical Engineering National Tsin Hwa University
-
Lu S
Industrial Technol. Res. Inst. Hsin‐chu Twn
-
Lin Jian
Department Of Electrical Engineering National Yunlin University Of Science And Technology
-
Hong Gia
Department of Electrical Engineering, National Tsin Hwa University
-
Lu Shu
ERSO-ITRT Electronic Research and Service Organization, Industrial Technology, Research Institute
-
Hong Gia
Department Of Electrical Engineering National Tsin Hwa University
関連論文
- Modeling the Turn-off Characteristics of Insulated-Gate Bipolar Transistor
- Hot Carrier Degradation in Deep Sub-Micron Nitride Spacer Lightly Doped Drain N-Channel Metal-Oxide-Semiconductor Transistors
- Electrical Properties of High-Temperature Annealed Boron-Implanted Hg_Cd_Te
- An Analytical Method of Analyzing Insulated-Gate Bipolar Transistor Characteristics in Terms of Applied Terminal Voltages : Semiconductors
- The 1/f Noise Associated with Electromigration in AlSiCu Thin Films
- A Simple Method to Analyze the Electrical Properties of High Power Lateral Double-Diffused Metal-Oxide-Semiconductor Transistors
- The Effect of Band Gap Narrowing and Two-Dimensional Grain on High-Temperature Properties of Polysilicon Emitter Bipolar Junction Transistors
- A General Method of Characterizing Base Resistance of Bipolar Junction Transistors
- Temperature Dependence of Shallow-Trench-Isolation Mechanical Stress on n-Channel Metal–Oxide–Semiconductor Field-Effect Transistors
- Investigation of Positive and Negative Bias Temperature Instability of High-\kappa Dielectric Metal Gate Metal--Oxide--Semiconductor-Field-Effect-Transistors by Random Telegraph Signal