A Compiler Generation Method for HW/SW Codesign Based on Configurable Processors(Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a compiler generation method for PEAS-III (Practical Environment for ASIP development), which is a configurable processor development environment for application domain specific embedded systems. Using the PEAS-III system, not only the HDL description of a target processor but also its target compiler can be generated. There-fore, execution cycles and dynamic power consumption can be rapidly evaluated. Two processors and their derivatives were designed using the PEAS-III system in the experiment. Experimental results show that the trade-offs among area, performance and power consumption of processors were analyzed in about twelve hours and the optimal processor was selected under the design constraints by using generated compilers and processors.
- 社団法人電子情報通信学会の論文
- 2002-12-01
著者
-
TAKEUCHI Yoshinori
Department of Media Science, Graduate School of Information Science, Nagoya University
-
IMAI Masaharu
Department of Information and Computer Sciences, Toyohashi University of Technology
-
Imai M
Graduate School Of Information Science Technology Osaka University
-
Imai Masaharu
Department Of Information And Computer Sciences Toyohashi University Of Technology
-
Takeuchi Yoshinori
Graduate School Of Information Science Technology Osaka University
-
Takeuchi Yoshinori
Advanced Technology Research Laboratories Matsushita Electric Industrial Co. Ltd.
-
Kobayashi Shinsuke
Graduate School Of Engineering And Science Osaka University
-
Kobayashi Shinsuke
Department Of Computer Science Faculty Of Engineering Gunma University
-
MITA KENTARO
Graduate School of Engineering and Science, Osaka University
-
MITA Kentaro
Department of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka Un
-
Mita Kentaro
Graduate School Of Engineering And Science Osaka University
-
Takeuchi Yoshinori
Department Of Informatics And Mathematical Science Graduate School Of Engineering Science Osaka Univ
-
Imai Masaharu
Department Of Informatics And Mathematical Science Graduate School Of Engineering Science Osaka Univ
関連論文
- Multi-Objective Genetic Programming with Redundancy-Regulations for Automatic Construction of Image Feature Extractors
- Linear GP with Redundancy-removed Recombination for Synthesis of Image Feature Extraction Programs
- Optimal lnstruction Set Design through Adaptive Database Generation (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- An Instruction Set Optimization Algorithm for Pipelined ASIPs
- An Efficient Scheduling Algorithm for Pipelined Instruction Set Processor and Its Application to ASIP Hardware/Software Codesign
- Linear GP with redundancy-removed recombination for synthesis of image feature extraction programs (数理モデル化と問題解決・バイオ情報学)
- Long Term Survival of Primary Skeletal Muscle Lymphoma in a Miniature Dachshund
- Hypereosinophilic Syndrome in Two Cats(Clinical Pathology)
- Acceleration of Genetic Programming by Hierarchical Structure Learning : A Case Study on Image Recognition Program Synthesis
- Relationship of Occupation to Blood Pressure Among Middle-Aged Japanese Men : The Significance of The Differences in Body Mass Index and Alcohol Consumption
- Drinking Habit as a Base for Blood Pressure Elevation : Difference in Epidemiological Significance by Beverage Type
- An Effect of Migration Log Losses on the Searching Costs for Mobile Agents
- Lawn Weeds Detection Methods Using Image Processing Techniques
- Mineralogical and Agrochemical Properties of Kawatabi Volcanic Ash Soil.
- A Performance Optimization Method for Pipelined ASIPs in Consideration of Clock Frequency (Special Section on VLSI Design and CAD Algorithms)
- Optical Encoding and Decoding of Femtosecond Pulses in the Spectral Domain Using Optical Coupler with Fiber Gratings(Special Issue on Ultrafast Optical Signal Processing and Its Application)
- Separation of Narrow Bandwidth Spectral Light from Femtosecond Pulses Using Optical Coupler with Fiber Grating(Special Issue on Advanced Optical Devices for Next Generation Photonic Networks)
- Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS (Special Section on VLSI Design and CAD Algorithms)
- PEAS-I: A Hardware/Software Codesign System for ASIP Development (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- An Integer Programming Approach to Instruction Set Selection Problem
- JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
- A Compiler Generation Method for HW/SW Codesign Based on Configurable Processors(Special Section on VLSI Design and CAD Algorithms)
- Proposal of a Multi-Threaded Processor Architecture for Embedded Systems and Its Evaluation(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- An ASIP Instruction Set Optimization Algorithm with Functional Module Sharing Constraint (Special Section on VLSI Design and CAD Algorithms)
- Multi-Objective Genetic Programming with Redundancy-Regulations for Automatic Construction of Image Feature Extractors
- Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
- Change in Blood Volume in the Brain during a Simulated Aircraft Landing Task
- Incorporating Top-Down Guidance for Extracting Informative Patches for Image Classification
- Intestinal T-Cell Lymphoma with Severe Hypereosinophilic Syndrome in a Cat
- Incorporating Contextual Information into Bag-of-Visual-Words Framework for Effective Object Categorization
- Intracranial Meningioma with Polygonal Granular Cell Appearance in a Chihuahua
- Evaluations of Feature Extraction Programs Synthesized by Redundancy-removed Linear Genetic Programming: A Case Study on the Lawn Weed Detection Problem