Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
In a real-time system, it is required to reduce the response time to an interrupt signal, as well as the execution time of a Real-Time Operating System (RTOS). In order to satisfy this requirement, we have proposed a method of implementing some of the functionalities of an RTOS using hardware. Based on this idea, we have implemented a VLSI chip, called STRON (silicon TRON: The Realtime Operating system Nucleus), to enhance the performance of an RTOS, where the STRON chip works as a peripheral unit of any MPU. In this paper we describe the hardware architecture of the STRON chip and the performance evaluation results of the RTOS using the STRON chip. The following results were obtained. (1) The STRON chip is implemented in only about 10,000 gates when the number of each object (task, event flag, semaphore, and interrupt) is 7. (2) The task scheduler can execute within 8 clocks in a fixed period using the hardware algorithm when the number of tasks is 7. (3) Most of the basic μITRON system calls using the STRON chip can be executed in a fixed period of a few microseconds. (4) The execution time of a system call, measured by a multitask application program model, can be reduced to about one-fifth that in the case of the conventional software RTOS. (5) The total performance, including context switching, is about 2.2 times faster than that of the software RTOS. We conclude that the execution time of the part of the system call implemented by the STRON chip can almost be ignored, but the part of the interface software and context switching related to the architecture of a MPU strongly influence the total performance of an RTOS.
- 社団法人電子情報通信学会の論文
- 1999-11-25
著者
-
Nakano Takumi
Department of Tumor Surgery, Kochi Medical School, Kochi University
-
IMAI Masaharu
Department of Information and Computer Sciences, Toyohashi University of Technology
-
SHIOMI Akichika
Department of Information and Computer Sciences, Toyohashi University of Technology
-
Imai Masaharu
Department Of Information And Computer Sciences Toyohashi University Of Technology
-
Shiomi Akichika
Department Of Computer Science Faculty Of Information Shizuoka University
-
Nakano T
Matsushita Electric Industrial Co. Ltd. Kadoma‐shi Jpn
-
KOMATSUDAIRA Yoshiki
Department of Information and Computer Sciences, Toyohashi University of Technology
-
Nakano Takumi
Department Of Surgery Kochi Medical School
-
Komatsudaira Yoshiki
Department Of Information And Computer Sciences Toyohashi University Of Technology:(present Address)
-
Imai Masaharu
Department Of Informatics And Mathematical Science Graduate School Of Engineering Science Osaka Univ
-
NAKANO Takumi
Department of Information and Computer Engineering, Toyota National College of Technology
関連論文
- Thapsigargin Enhances Cell Death in the Gastrointestinal Stromal Tumor Cell Line, GIST-T1, by Treatment with Imatinib (Glivec)
- Optimal lnstruction Set Design through Adaptive Database Generation (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- An Instruction Set Optimization Algorithm for Pipelined ASIPs
- An Efficient Scheduling Algorithm for Pipelined Instruction Set Processor and Its Application to ASIP Hardware/Software Codesign
- Omental pseudocyst
- A morphological study of the pacemaker cells of the aganglionic intestine in Hirschsprung's disease utilizing ls/ls model mice
- A Performance Optimization Method for Pipelined ASIPs in Consideration of Clock Frequency (Special Section on VLSI Design and CAD Algorithms)
- Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS (Special Section on VLSI Design and CAD Algorithms)
- PEAS-I: A Hardware/Software Codesign System for ASIP Development (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- An Integer Programming Approach to Instruction Set Selection Problem
- JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
- A Compiler Generation Method for HW/SW Codesign Based on Configurable Processors(Special Section on VLSI Design and CAD Algorithms)
- Proposal of a Multi-Threaded Processor Architecture for Embedded Systems and Its Evaluation(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- Immunohistochemistry and K-ras sequence of pancreatic carcinosarcoma
- An ASIP Instruction Set Optimization Algorithm with Functional Module Sharing Constraint (Special Section on VLSI Design and CAD Algorithms)
- Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor