A New Approach of Fractal-Analysis Based Module Clustering for VLSI Placement (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes a new clustering approach for VLSI placement, which is based on a fractal dimension analysis for the topological structure of modules in a logic diagram. A distinctive feature of this approach is that a measure of the 'fractal dimension' has been introduced into a logic diagram in such a way that the clustering of modules is iterated while the fractal dimension among clustered modules is retained in a prescribed range. A part of experimental results is also shown, which demonstrates that our clustering approach raises the placement performance much higher than the conventional clustering methods.
- 社団法人電子情報通信学会の論文
- 1994-12-25
著者
-
SHIRAKAWA Isao
Faculty of Engineering, Osaka University
-
Shirakawa Isao
Faculty Of Engineering Osaka University
-
Akino T
Department Of Electronic System And Information Engineering School Of Biology-oriented Science And T
-
Akino Toshiro
Semiconductor Research Center Matsushita Electric Industrial Co. Ltd.
-
Yang Shih-tsung
Faculty Of Engineering Osaka University
-
Toyonaga Masahiko
Faculty of Engineering, Osaka University
-
Toyonaga M
Faculty Of Science Kochi University
関連論文
- Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing)
- A Factored Reliability Formula for Directed Source-to-All-Terminal Networks (Special Section on Reliability)
- Single Chip Implementation of MPEG2 Decoder for HDTV Level Pictures (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- High-Level Synthesis of a Multithreaded Processor for Image Generation
- OSACA; A System for Automated Routing on Two-layer Printed Wiring Board
- Datapath Scheduling for Behavioral Description with Conditional Branches (Special Section on VLSI Design and CAD Algorithms)
- Layout Abstraction and Technology Retargeting for Leaf Cells (Special Section on VLSI Design and CAD Algorithms)
- WSSA : A High Performance Simulated Annealing and Its Application to Transistor Placement (Special Section on VLSI Design and CAD Algorithms)
- A Two-Dimensional Transistor Placement Algorithm for Cell Synthesis and Its Application to Standard Cells (Special Section on VLSI Design and CAD Algorithms)
- A New Approach of Fractal-Analysis Based Module Clustering for VLSI Placement (Special Section on VLSI Design and CAD Algorithms)
- A Multi-Layer Channel Router Using Simulated Annealing (Special Section on VLSI Design and CAD Algorithms)
- A High-Speed and Low-Power Clock Tree Synthesis by Dynamic Clock Scheduling(Special Section on VLSI Design and CAD Algorithms)
- A Practical Clock Tree Synthesis for Semi-Synchronous Circuits(Special Section on VLSI Design and CAD Algorithms)