Datapath Scheduling for Behavioral Description with Conditional Branches (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
A new approach is described for the datapath scheduling of behavioral descriptions containing nested conditional branches of arbitrary structures. This paper first investigates such a complex scheduling mechanism, and formulates an optimal scheduling problem as a 0-1 integer programming problem such that given a prescribed number of control steps, the total cost of functional units can be minimized. In this formulation, each constraint is expressed in the form of a Boolean function, which is set equal to 1 or 0 according as the constraint is satisfied or not, respectively, and a satisfiability problem is defined by the product of the Boolean functions. A procedure is then described, which intends to seek an optimal solution by means of a branch-and-bound method on a binary decision diagram representing the satisfiability problem. Experimental results are also shown, which demonstrate that our approach is of more practical use than the existing methods.
- 社団法人電子情報通信学会の論文
- 1994-12-25
著者
-
SHIRAKAWA Isao
Faculty of Engineering, Osaka University
-
YAMADA Akihisa
Faculty of Pharmaceutical Sciences, Kobe-Gakuin University
-
Ishiura N
Osaka Univ. Suita‐shi Jpn
-
Ishiura Nagisa
Faculty Of Engineering Osaka University
-
Shirakawa Isao
Faculty Of Engineering Osaka University
-
Yamada Akihisa
The Design Technology Development Laboratory Integrated Circuits Development Group Sharp Corporation
-
Yamada Akihisa
Faculty Of Pharmaceutical Sciences Kobe-gakuin University
-
Yamazaki Toshiki
Faculty of Engineering, Osaka University
-
Kambe Takashi
Precision Technology Development Center, SHARP Corporation
-
Kambe T
Sharp Corp. Tenri‐shi Jpn
-
Yamazaki Toshiki
Faculty Of Engineering Osaka University
-
Yamada Akihiko
The Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metroporitan Universit
-
Yamada Akihiko
Department Of Electrical Engineering Graduate School Of Engineering Tokyo Metropolitan University
関連論文
- Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing)
- cDNA Cloning of the Sry-Related Gene Sox6 from Rat with Tissue-Specific Expression
- Follicular dendritic cell tumor with histiocytic characteristics and fibroblastic antigen
- A Cell Synthesis Method for Salicide Process Using Assignment Graph (Special Section on VLSI Design and CAD Algorithms)
- Rectilinear Shape Formation Method on Block Placement
- A Factored Reliability Formula for Directed Source-to-All-Terminal Networks (Special Section on Reliability)
- Single Chip Implementation of MPEG2 Decoder for HDTV Level Pictures (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- High-Level Synthesis of a Multithreaded Processor for Image Generation
- OSACA; A System for Automated Routing on Two-layer Printed Wiring Board
- Implicit Representation and Manipulation of Binary Decision Diagrams (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
- Thread Composition Method for Hardware Compiler Bach Maximizing Resource Sharing among Processes (Special Section on VLSI Design and CAD Algorithms)
- Adrenal Hemorrhage Associated with Klebsiella Oxytoca Bacteremia
- Endovascular papillary angioendothelioma (Dabska tumor) in an elderly woman
- A Binding Algorithm for Retargetable Compilation to Non-orthogonal DSP Architectures (Special Section on VLSI Design and CAD Algorithms)
- Architecture Evaluation Based on the Datapath Structure and Parallel Constraint (Special Section on VLSI Design and CAD Algorithms)
- Datapath Scheduling for Behavioral Description with Conditional Branches (Special Section on VLSI Design and CAD Algorithms)
- Testicular seminoma with human chorionic gonadotropin production
- Immunohistochemical analysis of the nm23 gene products in testicular seminoma
- Contribution of cell proliferative activity to malignancy potential in testicular seminoma
- A New Approach of Fractal-Analysis Based Module Clustering for VLSI Placement (Special Section on VLSI Design and CAD Algorithms)
- A Bit-Operation Algorithm of the Median-Cut Quantization and Its Hardware Architecture(Special Section on Intelligent Signal and Image Processing)
- The Two-Dimensional Lapped Hadamard Transform(Special Section on Digital Signal Processing)
- Compaction of Test Sets for Combinatinal Circuits Based on Symbolic Fault Simulation (Special Issue on Synthesis and Verification of Hardware Design)
- Synthesis of Multilevel Logic Circuits from Binary Decision Diagrams (Special Issue on Synthesis and Verification of Hardware Design)